Electronics Assembly Knowledge, Vision & Wisdom
Influence of PCB Surface Features on BGA Assembly Yield
Influence of PCB Surface Features on BGA Assembly Yield
This paper provides insight into the impact of irregularities on BGA package surface mount yield, and guidance on design and to limit their impact.
Production Floor

Authored By:
Satyajit Walwadkar, Todd Harris, Bite Zhou, Aditya Vaidya, Juan Landeros, Alan McAllister
Intel Corporation
Hillsboro, OR, USA
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Demand for higher performance products in thinner and lighter form factors has driven a trend towards thinner ball grid array (BGA) packages with higher pin counts at a reduced pitch. As solder ball density increases and solder ball dimensions decrease, manufacturing yield during surface mount assembly has become increasingly sensitive to the surface topography of the printed circuit board (PCB). Irregularities in the local surface topography are introduced by the uneven distribution of copper on the outer layers of the PCB due to copper plane layout, trace routing, via placement and BGA pad definitions. The conformal solder mask coating used to insulate these copper features and define pad dimensions can result in significant variation in board thickness and surface feature dimensions. This paper provides insight into the impact of these irregularities on BGA package surface mount yield, and provide guidance on design and manufacturing practices to limit their impact.
This paper demonstrated the influence of PCB design features on the resulting SMT quality. PCB design features in the center of cavity grid array FCBGA package, in form of raised PCB surface topography, was shown to interfere with package collapse, alter solder joint formation and create open defects. Uneven PCB surface features created as a result of dense trace routing, impacts the solder joint creation during the reflow soldering process and may result in increased risk of solder joint shorts as demonstrated in this paper. Traditional SMT process optimizations did improve quality in some cases. However, increased density and pitch reductions may drive demands for improved PCB features design for manufacturing measures.

PCB designers are challenged to deal with a diverse set of requirements and driven to design with complex interactions. As detailed, the ongoing densification of platform designs increases sensitivities and drives the need to improve design margins. It is important that platform designers be aware of possible interference of PCB surface features and impacts to SMT assembly. Some of the PCB design recommendation based on the SMT impact from two PCB surface feature cases studied here, would be to try and possibly shift any isolated copper planes at the PCB surface in the BGA region to internal PCB layers.

Additionally, focus should be to try and minimize any surface profile and pad type variations. For example, copper thickness of outer layers can impact adjacent solder mask surface profiles as shown in Figure 20.

Figure 20. Surface profile measurements of thick and thin outer layer copper foil thickness coupons. Cross sections illustration of copper thickness impact to solder mask surface profile variation.

Dense trace routing networks in the BGA region at the PCB surface may drive pad type variations. If PCB thickness is not a constraint, then similar approach of having only pads at the PCB surface by routing the entire trace network through internal PCB layers should be considered as shown in Figure 21.

Figure 21. Planar and cross section demonstrate of stackup variations that may benefit outer layer solder mask profile variation.
Initially Published in the SMTA Proceedings
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name






Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.

Related Programs
bullet Optimizing Insulated Metal Substrate Application
bullet Influence of Plating Quality on Reliability of Microvias
bullet Influence of Via Stub Length and Antipad Size
bullet Manufacture of Aluminum Substrate PCBs
bullet Demise of the Plated-Through Hole?
bullet HDI Structures Using Thin Films and Low Temp Paste
bullet Measuring Copper Surface Roughness for High Speed Applications
bullet Effects of Dielectric Material, Aspect Ratio and Copper Plating on Microvia Reliability
bullet BGA Components and Coplanarity
bullet High Reliability, Stress-free Copper Deposit
More Related Programs