Electronics Assembly Knowledge, Vision & Wisdom
How to Set Up a Successful Blind Via Hole Fill DC Plating Process
How to Set Up a Successful Blind Via Hole Fill DC Plating Process
Successful via fill plating requires a specific electrolyte; the copper concentration is as high 50 - 60 g/L copper with low sulfuric acid at 30 - 60 g/L.
Production Floor

Production Floor programs cover topics including:
CAD/CAM/CIM/EDA, Circuit Board Handling, Clean Room, Cleaning Operations, Component Insertion, Component Prep, Dispensing, Feeders, Fume Extraction, Hand Tools, Labeling/Marking, Lasers, Material Handling, Odd Form, Ovens/Curing, Packaging, Stencil Printing, Repair/Rework, Soldering and more.
Submit A Comment
Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company


Your E-mail


Your Country


Your Comment



Authored By:
George Milad
Uyemura International Corporation
Southington, CT, USA

Summary
Blind vias that connect layer 1 to layer 2 or to layer 3 are an enabling technology for HDI (high density Interconnect) type boards. Via fill makes for a robust connection see fig 1 with no chance of any voids during assembly. Vias with 1:1 aspect ratio are common.

Successful via fill plating requires a specific electrolyte; the copper concentration is as high 50 - 60 g/L copper with low sulfuric acid at 30 - 60 g/L. This is combined with a unique organic additive combination with a prominent leveling component. The leveling component acts predominantly on the surface and suppresses the surface plating allowing the brightener and carrier combination to plate up from the bottom of the via. Ideally the solution movement must be vigorous and parallel to the surface (laminar flow); this ensures adequate leveler replenishment.

Conclusions
Understanding the principal of plating, the role of the additives, cell design and the critical role of "Pre- Treatment" are key for the successful running of the Via fill process day in and day out.

Initially Published in the SMTA Proceedings

Comments
Microvia survivability through reflow must be established per IPC TM-650 2.6.27A using continuous 4-wire resistance measurement. There are many processes and PWB fabricators who claim microvia capability and form nice cross-sections of "good-looking" microvias, who do not realize that their microvias may open/reconnect during assembly reflow. Please provide data showing microvias survive the reflow thermal stress where 4-wire resistance measurement and surface temperature recorded to actual Forced Convection Reflow was completed.
Jerry Magera, Motorola Solutions
Free Newsletter Subscription
Every issue of the Circuit Insight email newsletter will bring you the latest information on the issues affecting you and your company.

Insert Your Email Address

Directory Search


Program Search
Related Programs
bullet The Effects of PCB Fabrication on High-Frequency Electrical Performance
bullet Insulation Resistance of Dielectric Materials
bullet Long Term Thermal Reliability of Printed Circuit Board Materials
bullet Computed Tomography on Electronic Components
bullet Effect of Assembly Pitch and Distance on Solder Joint Thermal Cycling Life
bullet Embedded Components: A Comparative Analysis of Reliability
bullet Embedded Components from Concept-To-Manufacturing
bullet Realization of a New Concept for Power Chip Embedding
bullet New High-Performance Organophosphorus Flame Retardant
bullet BTC-QFN Test Board Design for Qualifying Soldering Materials
More Related Programs