Electronics Assembly Knowledge, Vision & Wisdom
How to Set Up a Successful Blind Via Hole Fill DC Plating Process
How to Set Up a Successful Blind Via Hole Fill DC Plating Process
Successful via fill plating requires a specific electrolyte; the copper concentration is as high 50 - 60 g/L copper with low sulfuric acid at 30 - 60 g/L.
Production Floor

Authored By:
George Milad
Uyemura International Corporation
Southington, CT, USA
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Summary
Blind vias that connect layer 1 to layer 2 or to layer 3 are an enabling technology for HDI (high density Interconnect) type boards. Via fill makes for a robust connection see fig 1 with no chance of any voids during assembly. Vias with 1:1 aspect ratio are common.

Successful via fill plating requires a specific electrolyte; the copper concentration is as high 50 - 60 g/L copper with low sulfuric acid at 30 - 60 g/L. This is combined with a unique organic additive combination with a prominent leveling component. The leveling component acts predominantly on the surface and suppresses the surface plating allowing the brightener and carrier combination to plate up from the bottom of the via. Ideally the solution movement must be vigorous and parallel to the surface (laminar flow); this ensures adequate leveler replenishment.
Conclusions
Understanding the principal of plating, the role of the additives, cell design and the critical role of "Pre- Treatment" are key for the successful running of the Via fill process day in and day out.
Initially Published in the SMTA Proceedings
Reader Comment

Microvia survivability through reflow must be established per IPC TM-650 2.6.27A using continuous 4-wire resistance measurement. There are many processes and PWB fabricators who claim microvia capability and form nice cross-sections of "good-looking" microvias, who do not realize that their microvias may open/reconnect during assembly reflow. Please provide data showing microvias survive the reflow thermal stress where 4-wire resistance measurement and surface temperature recorded to actual Forced Convection Reflow was completed.

Jerry Magera, Motorola Solutions
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.



Related Programs
bullet Hi Pot Dielectic Breakdown
bullet Demise of the Plated-Through Hole?
bullet BGA Components and Coplanarity
bullet Micro Trace Resistive Technology
bullet Via Filling: Challenges in the Plating Process
bullet Plasma Polymerization
bullet Reliability of ENEPIG by Sequential Thermal Cycling and Aging
bullet Room Temperature Fast Flow Reworkable Underfill for LGA
bullet Nanomaterials Performance Advantages
bullet New Phosphorus-based Curing Agents for PWB
More Related Programs