Innovative Panel Plating for Heterogeneous Integration
A Method to Investigate PCB Supplier Rework Processes and Best Practices
The Effects of PCB Fabrication on High-Frequency Electrical Performance
Aerosol Jet Printing of Conductive Epoxy for 3D
EOS Exposure of Components in the Soldering Process
High Thermo-Mechanical Fatigue and Drop Shock Resistant Alloys
Filling of Microvias and Through Holes by Electrolytic Copper Plating
NASA DOD Phase 2: Copper Dissolution Testing
Latest Industry News
How Telecom is Rolling Out 5G During a Pandemic
Can Software Performance Engineering Save Us From the End of Moore's Law?
Tech stocks have been a winning bet, but investors worry it will fade
All This Chaos Might Be Giving You 'Crisis Fatigue'
Notebook PCB makers to see tight capacity through 3Q20
How Effective Is Nano Coating On Stencils?
U.S. Critical Infrastructure Full of Security Holes
Auto Interior Is the New Exterior

Control of the Underfill of Surface Mount Assemblies

Control of the Underfill of Surface Mount Assemblies
Paper addresses the control of surface mount under fill assemblies, focusing on inspection techniques and possible options to overcome their limitations.
Production Floor


Authored By:

Julien Perraud, Shaima Enouz-Vedrenne, Jean-Claude Clement
Thales Research and Technology
Palaiseau, France

Arnaud Grivon
Thales Global Services
Meudon La Foret, France.


Underfilling is a long-standing process issued from the micro-electronics that can enhance the robustness and the reliability of first or second-level interconnects for a variety of electronic applications. Its usage is currently spreading across the industry fueled by the decreasing reliability margins induced by the miniaturization and interconnect pitch reduction.

While material and processing aspects keep pace with the fast technology evolutions, the control of the quality and the integrity of under filled assemblies remains challenging in some cases, especially when considering non-destructive inspection techniques and board-level underfilling. In particular, Scanning Acoustic Microscopy (SAM) which is routinely used for the control of under filled flip-chips turns out to be almost ineffective for usual BGA devices due to the presence of the component PCB substrate.

This paper will address the control of surface mount under filled assemblies, focusing on applicable inspection techniques and possible options to overcome their limitations.


Underfilling, which is commonly used in micro-electronics and IC packaging, is spreading to a larger spectrum of applications as a response to the growing ruggedization needs driven by miniaturization. This process is currently becoming increasingly used at the board-level for a variety of applications such as fine-pitch BGAs of high-end PCBAs operating in harsh environment conditions.

Initially Published in the IPC Proceedings


No comments have been submitted to date.

Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name

Your Company
Your E-mail

Your Country
Your Comments

Board Talk
How Effective Is Nano Coating On Stencils?
What Causes Board Delamination?
01005 Component Challenges and Bugs
Sticky Residue Under Low Clearance Parts
Soldering Relays Intrusively in Lead Free Process
Printing vs. Dispensing
Maximum Board Temperature During Tin-Lead
Is There a Spacing Spec for SMD Components?
Ask the Experts
Recommended Fiducial Shape
HASL vs. Immersion Gold
Very Low Temp PCBs
Looking for Long-term Component Storage Options
Baking After Cleaning Hand Placed Parts
Conformal Coating Recommendation
Burned Chip Repair
BGA Component Grounding Problem