Electronics Assembly Knowledge, Vision & Wisdom
Cost Comparison of Complex PCB Fabrication
Cost Comparison of Complex PCB Fabrication
The authors present an alternative to sequential lamination for fabricating complex PCBs, where conductive paste is used as interconnect between cores.
Production Floor

Authored By:
Chet A. Palesko, Amy J. Palesko
SavanSys Solutions LLC, Austin, Texas

James Haley, Catherine Shearer
Ormet Circuits, Inc., San Diego, California
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Summary
As feature sizes are driven to be smaller, the cost of PCB fabrication is driven higher. In particular, sequential lamination of complex circuit boards is a time consuming and expensive process. However, industry expectations are for smaller, faster, and cheaper products.

In this paper, we present an alternative to sequential lamination for fabricating complex PCBs, where conductive paste is used as interconnect between cores. All costs associated with traditional methods and interconnect using conductive paste will be analyzed.
Conclusions
The use of a Z-interconnect layer with conductive paste vias is a cost effective alternative to copper plated microvias. The two cases analyzed showed that the addition of Z-Interconnect layers can be used to reduce total product cost. In both cases, this cost reduction was achieved through a variety of yield improvements as summarized below.

When using Z-interconnect layers with conductive paste instead of copper plated microvias (case 1), the need for sequential buildup layers is eliminated. The example in this paper is a 4-2-4 structure requiring four sequential lamination cycles compared to a single lamination cycle using Z-interconnect layers between 5 cores. Sequential lamination can cause significant yield loss; avoiding it improves the final yield.

When using Z-interconnect layers with conductive paste instead PTH vias (case 2), the final yield is improved by allowing more complete core testing before lamination and avoiding the need for high aspect ratio, low yield outer layer through hole drilling.
Initially Published in the IPC Proceedings
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.



Related Programs
bullet Applying Lean Philosophies to Supply Chain Management in EMS
bullet Solder Defects and Continuous Improvement
bullet Problems with Counterfeit Components
bullet Confused About IPC-A-610 Class 2 vs. Class 3
bullet A Review of Industry Terminology and Acronyms
bullet Lean Flow on the SMT Factory Floor
bullet Cost Comparison of Complex PCB Fabrication
bullet Long Term Component Storage
bullet Database Driven Multi Media Work Instructions
bullet The EMS Gateway Model - Local to Global, Seamlessly
More Related Programs
About | Advertising | Contact | Directory | Directory Search | Directory Submit | Privacy | Programs | Program Search | Sponsorship | Subscribe | Terms

Circuit Insight
6 Liberty Square #2040, Boston MA 02109 USA

Jeff Ferry, Publisher | Ken Cavallaro, Editor/Business Manager

Copyright © Circuitnet LLC. All rights reserved.
A Circuitnet Media Publication