Electronics Assembly Knowledge, Vision & Wisdom
Failure Modes in Wire Bonded and Flip Chip Packages
Failure Modes in Wire Bonded and Flip Chip Packages
Overview of typical defects and failure modes seen in flip chip package assembly, and efforts to understand new failure modes during assembly.
Analysis Lab

Analysis Lab programs cover topics including:
Corrosion, Contamination, Data Acquisition, ESD and EOS, Inspection, Measurement, Profiling, Reliability, R&D, RFID, Solder Defects, Test, Tombstoning, X-ray and more.
Authored By:
Mumtaz Y. Bora
Peregrine Semiconductor


Summary
The growth of portable and wireless products is driving the miniaturization of packages resulting in the development of many types of thin form factor packages and cost effective assembly processes. Wire bonded packages using conventional copper lead frame have been used in industry for quite some time. However, the demand for consumer electronics is driving the need for flip chip interconnects as these packages shorten the signals, reduce inductance and improve functionality as compared to the wire bonded packages. The flip chip packages have solder bumps as interconnects instead of wire bonds and typically use an interposer or organic substrate instead of a metal lead frame.

The integration of these packages in high volume SMT assembly demands good assembly process controls at the package level and clear understanding of the failure modes to minimize defect escape to subsequent assembly operations. This challenge is enhanced with the transition to lead free reflow as the higher peak reflow temperatures results in more thermal and CTE mismatch between package and PWB.

The paper provides a general overview of typical defects and failure modes seen in package assembly and reviews the efforts needed to understand new failure modes during package assembly. The root cause evaluations and lessons learned as the factory transitioned to thin form factor packages are shared.

Conclusions
Wire bonded and flip chip bumped interconnects are a reliable form of interconnect if bond parameters, reflow process, mold material sets, substrate pads and solder mask are optimized. Successful assembly and reliability of these packages can be achieved with careful understanding of failure modes, clear ,concise documentation, training and teamwork with subcontract facilities.

Initially Published in the IPC Proceedings

No comments have been submitted to date.
Submit A Comment
Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.



Related Programs
bullet Advance Board Level Modeling Wafer Level Packages
bullet 3D Integration a Thermal-Electrical-Mechanical-Reliability Study
bullet Low-Cost & High Performance Silicon Interposers
bullet BVA: Molded Cu Wire Contact Solution
bullet Cost Effective 3D Glass Microfabrication
bullet Solder Joint Reliability on Mixed Ball Grid Array Solder Joints
bullet Fluxless Die Attach by Activated Forming Gas
bullet Panel Level Packaging
bullet Reliability of Fine Pitch Flip Chip BGA Packages for Automotive Applications
bullet Material Selection for Reliable TMV Pop Assembly
More Related Programs