Innovative Panel Plating for Heterogeneous Integration
A Method to Investigate PCB Supplier Rework Processes and Best Practices
The Effects of PCB Fabrication on High-Frequency Electrical Performance
Aerosol Jet Printing of Conductive Epoxy for 3D
EOS Exposure of Components in the Soldering Process
High Thermo-Mechanical Fatigue and Drop Shock Resistant Alloys
Filling of Microvias and Through Holes by Electrolytic Copper Plating
NASA DOD Phase 2: Copper Dissolution Testing
Latest Industry News
Smartphone Shipments to Plummet 11.9% in 2020
PC market to dip 7% this year
Alternate Roads to Flexible Electronics
Huawei hid business operation in Iran after Reuters reported links to CFO
Global Distributor Group Tackles Tariff Inefficiencies
How to Set Boundaries While Working Remotely
Apple must face U.S. shareholder lawsuit over CEO's iPhone, China comments
The AI-Based Competitive Revolution

Challenges of Manufacturing with Printed Circuit Board Cavities

Challenges of Manufacturing with Printed Circuit Board Cavities
Cavity design and assembly issues identified during the design of experiments, the findings, reliability results, and conclusions are discussed in this paper.
Production Floor


Authored By:

William O. Alger, Pedro J. Martinez, Weston C. Roth
Intel Corporation
Hillsboro, Oregon, USA


Cavity technology in a Printed Circuit Board (PCB) has existed for many years. The methodology to create the cavity in the PCB has evolved over time as technologies have advanced and the manufacturing process varies by the individual PCB fabricator as well as the reasons for using the cavity technology.

For the purpose of this paper, a cavity will be defined as a hole in the PCB going from the outer copper layer to an inner copper layer, but not completely through the PCB. The cavity design and assembly issues identified during the design of experiments (DOEs), the findings, reliability results, and conclusions will be discussed in this paper.


The use of cavities in a PCB as a method to reduce the component height or to increase component clearances is a viable technology. SMT testing of the cavity boards assembled with the 0.4mm pitch BGA packages at multiple cavity depths has demonstrated that PCBs can be successfully paste printed, assembled, and reflowed in the same multi-level processes with the existing equipment capability.

Single pass, multi-level solder paste printing is the most challenging aspect to implementing cavity technology into a high volume manufacturing environment. The key to a successful paste print is optimizing the critical print parameters; 1.) Solder pad to cavity wall air gap, 2.) Squeegee flap length and thickness, 3.) Print fixture support, and 4.) Pocket stencil alignment.

Optimizing the print parameters helps insure multi-level paste print quality but the parameters may need to change as the cavity design changes. The testing demonstrated a relationship between the cavity depth, air gap, and flap length and flap thickness that impacts the paste printing results. Test prints would be necessary to reset the critical parameters to accommodate the design differences. Other print parameters not mentioned in the paper that are also critical to achieving consistent solder paste volume with single level paste printing are important and also apply to multi-level printing.

The drop testing showed that the solder joints on the cavity components appear to be as reliable as the same components assembled to the surface of the PCB. The drop test results also showed a statistical reliability improvement for the 2-layer cavity over the 4-layer cavity.

An alternative methodology to paste printing the BGA style packages, is dipping of cavity components in paste or flux prior to placement. The dipping method does not require solder paste stencils to be pocketed. Flux dipping was not investigated during this study.

The conclusions are based upon a limited data set and additional testing is encouraged.

Initially Published in the IPC Proceedings


No comments have been submitted to date.

Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name

Your Company
Your E-mail

Your Country
Your Comments

Board Talk
How Effective Is Nano Coating On Stencils?
What Causes Board Delamination?
01005 Component Challenges and Bugs
Sticky Residue Under Low Clearance Parts
Soldering Relays Intrusively in Lead Free Process
Printing vs. Dispensing
Maximum Board Temperature During Tin-Lead
Is There a Spacing Spec for SMD Components?
Ask the Experts
HASL vs. Immersion Gold
Very Low Temp PCBs
Looking for Long-term Component Storage Options
Baking After Cleaning Hand Placed Parts
Conformal Coating Recommendation
Burned Chip Repair
BGA Component Grounding Problem
What is the IPC Definition of Uncommonly Harsh?