Electronics Assembly Knowledge, Vision & Wisdom
3D Integration a Thermal-Electrical-Mechanical-Reliability Study
3D Integration a Thermal-Electrical-Mechanical-Reliability Study
In this paper examples of electro and thermomigration effects as a failure mechanism in PoP-BGA, CuSn pillars, flip chip and TSV were presented.
Analysis Lab

Analysis Lab programs cover topics including:
Corrosion, Contamination, Data Acquisition, ESD and EOS, Inspection, Measurement, Profiling, Reliability, R&D, RFID, Solder Defects, Test, Tombstoning, X-ray and more.
Submit A Comment
Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name

Your Company

Your E-mail

Your Country

Your Comment

Authored By:
K. Weide-Zaage, J. Schlobohm, H. Fremont, A. Farajzadeh, J. Kludt
Information Technology Laboratory, Leibniz University Hannover
Hannover, Germany

Laboratoire IMS, Universite Bordeaux I
Talence Cedex, France

Investigations of electro- and thermomigration as well as the mechanical stress concerning the reliability of the through silicon vias, BGA-PoP-Packages as well as ubumps which are the most critical areas for the emergence of failure, remains a major concern in reliability studies.

Generally measurements are time consuming and expensive and the time-to-market cycle is in the focus of interest too. Due to this, simulations offer a possibility for a fast analysis of weak links and problematical areas in the investigated structures and avoid re-design.

With the help of simulations the weakest links as well as locations with high thermal-electrical and mechanical loads can be determined in 3-D applications. In this paper different examples like electro- and thermomigration effects as a failure mechanism in Package on Package PoP-BGA, CuSn pillars, u-bumps, flip chip with power metal and TSV were resented. Furthermore the influence of the stress distribution on the possible local fracture appearances was shown in a (PoP).

The simulations help to avoid time consuming long term tests and give a hint for the possible failure location. Due to this work intensive micro sections for failure analyses can be placed more easily. This paper proves that finite element simulation bring a big effort concerning reliability investigations in 3-D integration. In future the process induced stress should also be included in the simulations of bumps.

Initially Published in the SMTA Proceedings

No comments have been submitted to date.
Free Newsletter Subscription
Every issue of the Circuit Insight email newsletter will bring you the latest information on the issues affecting you and your company.

Insert Your Email Address

Directory Search

Program Search
Related Programs
bullet Evaluation of Molded Flip-chip BGA Packages
bullet Miniaturization of Hearing Aid Electronics Using Embedded Die Packaging
bullet Reliability of Fine Pitch Flip Chip BGA Packages for Automotive Applications
bullet Material Selection for Reliable TMV Pop Assembly
bullet Leadless Flip Chip PLGA for Networking Applications
bullet New Approaches to Develop a Scalable 3D IC Assembly Method
bullet Status and Outlooks of Flip Chip Technology
bullet Three Dimensional Integration Focusing on Device Embedded Substrate
bullet Multilayer Ceramic Capacitors: Mitigating Rising Failure Rates
bullet 3D IC Integration Technology Development in China
More Related Programs