Innovative Panel Plating for Heterogeneous Integration
A Method to Investigate PCB Supplier Rework Processes and Best Practices
The Effects of PCB Fabrication on High-Frequency Electrical Performance
Aerosol Jet Printing of Conductive Epoxy for 3D
EOS Exposure of Components in the Soldering Process
High Thermo-Mechanical Fatigue and Drop Shock Resistant Alloys
Filling of Microvias and Through Holes by Electrolytic Copper Plating
NASA DOD Phase 2: Copper Dissolution Testing
Latest Industry News
How Telecom is Rolling Out 5G During a Pandemic
Can Software Performance Engineering Save Us From the End of Moore's Law?
Tech stocks have been a winning bet, but investors worry it will fade
All This Chaos Might Be Giving You 'Crisis Fatigue'
Notebook PCB makers to see tight capacity through 3Q20
How Effective Is Nano Coating On Stencils?
U.S. Critical Infrastructure Full of Security Holes
Auto Interior Is the New Exterior

3D Integration a Thermal-Electrical-Mechanical-Reliability Study

3D Integration a Thermal-Electrical-Mechanical-Reliability Study
In this paper examples of electro and thermomigration effects as a failure mechanism in PoP-BGA, CuSn pillars, flip chip and TSV were presented.
Analysis Lab


Authored By:

K. Weide-Zaage, J. Schlobohm, H. Fremont, A. Farajzadeh, J. Kludt
Information Technology Laboratory, Leibniz University Hannover
Hannover, Germany

Laboratoire IMS, Universite Bordeaux I
Talence Cedex, France


Investigations of electro- and thermomigration as well as the mechanical stress concerning the reliability of the through silicon vias, BGA-PoP-Packages as well as ubumps which are the most critical areas for the emergence of failure, remains a major concern in reliability studies.

Generally measurements are time consuming and expensive and the time-to-market cycle is in the focus of interest too. Due to this, simulations offer a possibility for a fast analysis of weak links and problematical areas in the investigated structures and avoid re-design.


With the help of simulations the weakest links as well as locations with high thermal-electrical and mechanical loads can be determined in 3-D applications. In this paper different examples like electro- and thermomigration effects as a failure mechanism in Package on Package PoP-BGA, CuSn pillars, u-bumps, flip chip with power metal and TSV were resented. Furthermore the influence of the stress distribution on the possible local fracture appearances was shown in a (PoP).

The simulations help to avoid time consuming long term tests and give a hint for the possible failure location. Due to this work intensive micro sections for failure analyses can be placed more easily. This paper proves that finite element simulation bring a big effort concerning reliability investigations in 3-D integration. In future the process induced stress should also be included in the simulations of bumps.

Initially Published in the SMTA Proceedings


No comments have been submitted to date.

Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name

Your Company
Your E-mail

Your Country
Your Comments

Board Talk
How Effective Is Nano Coating On Stencils?
What Causes Board Delamination?
01005 Component Challenges and Bugs
Sticky Residue Under Low Clearance Parts
Soldering Relays Intrusively in Lead Free Process
Printing vs. Dispensing
Maximum Board Temperature During Tin-Lead
Is There a Spacing Spec for SMD Components?
Ask the Experts
Recommended Fiducial Shape
HASL vs. Immersion Gold
Very Low Temp PCBs
Looking for Long-term Component Storage Options
Baking After Cleaning Hand Placed Parts
Conformal Coating Recommendation
Burned Chip Repair
BGA Component Grounding Problem