Research
Impractical Stencil Aperture Designs to Enable M0201 Assembly
Effectiveness of I/O Stencil Aperture Modifications on BTC Void Reduction
Microalloyed Sn-Cu Pb-Free Solder for High Temp
Selective Reflow Rework Process
Impact of Thermal Loading on the Structural Intergrity of 3D TSV Package
Design and Fabrication of Ultra-Thin Flexible Substrate
Influence of PCB Surface Features on BGA Assembly Yield
Last Will and Testament of the BGA Void
MORE RESEARCH
Latest Industry News
Print These Electronic Circuits Directly Onto Skin
Compal increasingly asked to diversify production bases
Intel's margins tumble as customers shift to cheaper chips, shares slide 10%
From Foldable Phones to Stretchy Screens
6 Considerations for Integrating Sensors in Vehicles
Bill Gates Says Unhappy Customers Are Good for Your Business. Here's Why.
iPhone 12 review: Upgrade for the camera, not 5G
Apple's shifting supply chain creates boomtowns in rural Vietnam
MORE INDUSTRY NEWS

How to Set Up a Successful Blind Via Hole Fill DC Plating Process



How to Set Up a Successful Blind Via Hole Fill DC Plating Process
Successful via fill plating requires a specific electrolyte; the copper concentration is as high 50 - 60 g/L copper with low sulfuric acid at 30 - 60 g/L.
Production Floor

DOWNLOAD

Authored By:


George Milad
Uyemura International Corporation
Southington, CT, USA

Summary


Blind vias that connect layer 1 to layer 2 or to layer 3 are an enabling technology for HDI (high density Interconnect) type boards. Via fill makes for a robust connection see fig 1 with no chance of any voids during assembly. Vias with 1:1 aspect ratio are common.

Successful via fill plating requires a specific electrolyte; the copper concentration is as high 50 - 60 g/L copper with low sulfuric acid at 30 - 60 g/L. This is combined with a unique organic additive combination with a prominent leveling component. The leveling component acts predominantly on the surface and suppresses the surface plating allowing the brightener and carrier combination to plate up from the bottom of the via. Ideally the solution movement must be vigorous and parallel to the surface (laminar flow); this ensures adequate leveler replenishment.

Conclusions


Understanding the principal of plating, the role of the additives, cell design and the critical role of "Pre- Treatment" are key for the successful running of the Via fill process day in and day out.

Initially Published in the SMTA Proceedings

Comments

Microvia survivability through reflow must be established per IPC TM-650 2.6.27A using continuous 4-wire resistance measurement. There are many processes and PWB fabricators who claim microvia capability and form nice cross-sections of "good-looking" microvias, who do not realize that their microvias may open/reconnect during assembly reflow. Please provide data showing microvias survive the reflow thermal stress where 4-wire resistance measurement and surface temperature recorded to actual Forced Convection Reflow was completed.
Jerry Magera, Motorola Solutions

Submit A Comment


Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Board Talk
Causes of Blowholes
Tips When Moving a Reflow Oven
Assembling Boards with BGAs on Both Sides
Larger Stencil Apertures and Type 4 Paste
5 vs 8-Zone Ovens
Component Moisture Question?
BGA Components and Coplanarity
How To Verify Cleanliness After Rework and Prior to Re-coating?
MORE BOARD TALK
Ask the Experts
Initial Screen Print Test Board
HASL Surface Finish and Coplanarity
Legend Marking Discoloration
Cleanliness Testing
Stencil Cleaning Frequency
Exposed Copper Risk
Spotting After DI Water Cleaning
ESD Grounding - 1 Meg Ohm Resistor
MORE ASK THE EXPERTS