Research
Fill the Void II: An Investigation into Methods of Reducing Voiding
Wettable-Flanks On Bottom-Termination Components in Mass Production
Improved Flux Reliability of Lead-Free Solder Alloy Solder Paste
Investigation into Lead-Free Low Silver Solder Wire for Electronics
Effects of Composition and Isothermal Aging on Microstructure Performance
How Does Printed Solder Paste Volume Affect Solder Joint Reliability?
Wearable Electronics & Big Data = High Volume, High Mix SMT
Evaluation of Molded Flip-chip BGA Packages
MORE RESEARCH
Latest Industry News
MIT Turns 'Magic' Material Into Versatile Electronic Devices
U.S. Commerce Dept. presses Taiwan for more chips to automakers
Ford is betting that solid-state batteries will cut EV costs
How to Be a Role Model of Resilience
IoT and the circular economy
Embedded Vision at the Tipping Point
Dell lays out its plans for the future
Ford And Volkswagen Have Major Breakthrough On Self-Driving Cars
MORE INDUSTRY NEWS

Three Dimensional Integration Focusing on Device Embedded Substrate



Three Dimensional Integration Focusing on Device Embedded Substrate
In this paper, EDA tools, TEG chips, and several evaluation equipment developed in Fukuoka are explained.
Materials Tech

DOWNLOAD

Authored By:


Hajime Tomokage
Department of Electronics Engineering and Computer Science
Fukuoka University, Fukuoka, Japan

Summary


The national research project on 3D integration technology had been carried on in Fukuoka, Japan from 2002 to 2012. The system-in-a-package (SiP) design tools STEERSIP and STEERMEMS, test element group (TEG) chips for evaluating the assembling process, and the evaluation equipment such as scanning electron and laser beams induced current (SELBIC) measurement system have been developed. In 2011, a new research center for 3D semiconductors was constructed, where the main research is on device embedded substrate and silicon interposer with through silicon via (TSV).

According to the Japan Electronics Packaging and Circuits Association (JPCA) standard on device embedded substrate EB01 and EB02, the evaluation kits for device embedded substrate are developed in order for device companies to perform function test of embedded devices with the common substrate structure.

Initially Published in the SMTA Proceedings

Comments

No comments have been submitted to date.

Submit A Comment


Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Board Talk
Cure for the Grape Effect
Removing Warpage from PCBAs
Solder Paste Inspection - When and Why
Predicting Mid-Chip Solder Balling
Will Typical No Clean Paste Pass an SIR Test?
How Do You Remove Oxidation from PCBs?
Consensus for Baking Prior to Rework?
How Many Fiducials Per Stencil
MORE BOARD TALK
Ask the Experts
Question About Dry Storage of PCBA's
Baking Concerns for Stacked Trays of Components
Two Year Component Date Code Mandate
Assembly Question for Soldering USB Connectors
Tough Hand Soldering Problem
Challenges with 01005 Components
What Is Causing Connectors to Bow?
Acceptability Standard for Plated Hole Barrel Fill
MORE ASK THE EXPERTS