Research
Innovative Panel Plating for Heterogeneous Integration
A Method to Investigate PCB Supplier Rework Processes and Best Practices
The Effects of PCB Fabrication on High-Frequency Electrical Performance
Aerosol Jet Printing of Conductive Epoxy for 3D
EOS Exposure of Components in the Soldering Process
High Thermo-Mechanical Fatigue and Drop Shock Resistant Alloys
Filling of Microvias and Through Holes by Electrolytic Copper Plating
NASA DOD Phase 2: Copper Dissolution Testing
MORE RESEARCH
Latest Industry News
How Telecom is Rolling Out 5G During a Pandemic
Can Software Performance Engineering Save Us From the End of Moore's Law?
Tech stocks have been a winning bet, but investors worry it will fade
All This Chaos Might Be Giving You 'Crisis Fatigue'
Notebook PCB makers to see tight capacity through 3Q20
How Effective Is Nano Coating On Stencils?
U.S. Critical Infrastructure Full of Security Holes
Auto Interior Is the New Exterior
MORE INDUSTRY NEWS

Board, Package and Die Thickness Effects Under Thermal Cycling Conditions



A model that enables the scaling of solder joint failure cycles for board and die or substrate thickness effects under thermal cycling conditions is discussed.
Analysis Lab

DOWNLOAD

Authored By:


Jean-Paul Clech
EPSI Inc.
Montclair, NJ, USA

Summary


This paper presents a first-order model that enables the scaling of solder joint failure cycles for board and/or die or substrate thickness effects under thermal cycling conditions. The model also allows for the prediction of failure cycles for solder joints of double-sided, mirrored assemblies based on failure data for single-sided assemblies.

Conclusions


A first-order design-for-reliability tool / model has been developed that captures the impact of board and/or component thickness on solder joint reliability under thermal cycling conditions.

The tool allows for scaling of failure cycles from one board thickness to another, or from one assembly configuration to another (single-sided or mirrored).

Solder joint life under thermal cycling conditions goes as the inverse of the assembly stiffness.

The model has been validated against thermal cycling results for 1 to 3.3 mm thick test boards and 0.2 to 3.7 mm thick components.

The model also accounts for the global CTE mismatch between board and component, as well as the component size (DNP) effect.

Other important parameters, such as stand-off height, assembly pitch and pad sizes are being added to the model (to be presented in a future publication).

The model is algebraic and is easily implemented in a spreadsheet. This allows for quick assessments of the relative impact of changes in design parameters and material properties on solder joint reliability, independent of soft solder compositions.

The board thickness effect is confounded with concurrent changes in in-plane moduli and CTEs. The interpretation of thermal cycling test results and the extrapolation of test data to field conditions rely heavily on realistic estimates, or better, measurements of board properties. In our updated survey of test board properties from multiple sources (Figure 19), board modulus is anywhere in the range 10 to 30 GPa and inplane CTEs are in the range 12 to 21 ppm/degree C. Effective board properties vary widely and cannot be assigned randomly when entered into reliability models.

The stiffness or strength-of-materials approach, which is the foundation of the board and component thickness model, provides qualitative and quantitative insight into controlling parameters and competing factors: a) the board and component stiffness in flexure and under axial loading; b) the distance H that separates the neutral planes of the board and of the component. The latter increases the compliance of thicker board assemblies, a potential factor in some thick boards having longer solder joint lives than thin board assemblies as observed in accelerated thermal cycling and finite element simulations (Teng et al., 2002; Shih et al., 2004; Wu et al., 2014).

These situations were not modeled in this paper because relevant board and package material properties were not available.

Initially Published in the SMTA Proceedings

Comments

No comments have been submitted to date.

Submit A Comment


Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Board Talk
How Effective Is Nano Coating On Stencils?
What Causes Board Delamination?
01005 Component Challenges and Bugs
Sticky Residue Under Low Clearance Parts
Soldering Relays Intrusively in Lead Free Process
Printing vs. Dispensing
Maximum Board Temperature During Tin-Lead
Is There a Spacing Spec for SMD Components?
MORE BOARD TALK
Ask the Experts
Recommended Fiducial Shape
HASL vs. Immersion Gold
Very Low Temp PCBs
Looking for Long-term Component Storage Options
Baking After Cleaning Hand Placed Parts
Conformal Coating Recommendation
Burned Chip Repair
BGA Component Grounding Problem
MORE ASK THE EXPERTS