Leadless Flip Chip PLGA for Networking Applications
Influence of Manufacturing Quality on Thermomechanical Stress of Microvias
Designing a High Performance Electroless Nickel and Immersion Gold
Innovative of CU Electroplating Process for Any Layer Via Fillwith Planer Via Top and Thin Surface Copper
Acoustic Micro Imaging Analysis for 3D Packages
Conformal Coatings in Preventing Resistor Silver Sulfide Corrosion
Rework Challenges for Leading Edge Components BGA, QFN and LED
Compatibility and Aging for Flux and Cleaner Combinations
Latest Industry News
Globalization strikes back
Self-driving technology reaches a crossroads
The Art of Wanting Less
Amazon is everywhere. Here's how the US could break it up
The Best Laptops 2021
Foxconn installs advanced packaging equipment at China plant
Foxconn installs advanced packaging equipment at China plant
Here’s the latest proof that Apple is fixing the iPhone notch

In-Line Testing of Highly Panelized PCBAs with Parallel Functional Test

In-Line Testing of Highly Panelized PCBAs with Parallel Functional Test
The manufacturing process challenges faced by electronics manufactures producing large panels of small boards is discussed.
Production Floor


Authored By:

John VanNewkirk
CheckSum LLC


As semiconductor manufactures continue deliver more capabilities in ever smaller packages, most circuit board assemblies are shrinking. High volume electronic modules are increasingly manufactured in panels of 10, 20, or even 40 identical boards. The increase in panel density is driving substantial efficiency and throughput gains on the SMT lines; however, the typical testing processes is unable to match this increased throughput.

Traditional test process throughput can easily be 5-10x slower than production throughput for these boards. This mismatch in throughput capability is forcing manufacturers to choose between high levels of untested work in process (WIP) inventory or giving up the throughput gains by slowing down the SMT line.

New technology is available to provide simultaneous electrical functional testing of all the boards in the panel, allowing test to occur in line with production. System architecture, application development, and integration will be discussed. Process benefits, including case studies, will be provided, as will industry trends that drive manufacturers to reduce human handling and scrap reworked boards. Lastly, the status of these technologies, current capabilities, limitations, and commercial rollout plans detailed.


In summary, small boards create numerous problems for electronics manufacturers because of the mismatch between production throughput and test throughput. This mismatch has been addressed by manufacturers in three ways: slowing production, batch processing with WIP Inventory buildup, and adding test capacity to match production throughput. Each of these approaches has costs and side-effects for manufacturers.

A new kind of test technology utilizes simultaneous functional testing of the entire panel of small boards. Parallel Test provides benefits to manufacturers by matching SMT line throughput. The major benefits of this new technology are: Enabling Inline Test to eliminate human handling, Provide Real-Time Data to Intelligent Digital Systems, Eliminate the need for WIP Inventory, reducing rework issues, increasing throughput and efficiency, and simplifying the process by eliminating test cell operations.

Initially Published in the SMTA Proceedings


No comments have been submitted to date.

Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name

Your Company
Your E-mail

Your Country
Your Comments

Board Talk
What Causes Solder Icicles During Wave Soldering
Modify Rework Procedures for Assemblies Fabricated Using OSP?
Can High Particle Concentrations Impact PCB Assembly?
Review of Tin-Copper and Tin-Nickel Intermetallic Thickness
Moisture Barrier Bag Issues
Trouble With Skewed DPAK Components
Can Mixing Wave Solder Pallets Cause Contamination?
How to Reduce Voiding on QFN Components
Ask the Experts
Suggested Limit for PCBA Heat Cycles
Average Temperature/Humidity for an Electronics Assembly Facility?
ENIG Solderability Issues
Very Low Temp PCBs
0201 Pick & Place Nozzle Plugging
IPC-A-610 Class 3 - IPC-A-600 Class 2
BGA Solder Ball Collapse
Baking After Cleaning Hand Placed Parts