circuit insight

NSOP Reduction for QFN RFIC Packages



NSOP Reduction for QFN RFIC Packages
NSOP failures are costly as the entire device is rejected if there is one such failure on any bond pad. The paper presents some of the failure modes.
Analysis Lab

DOWNLOAD

Authored By:


Mumtaz Y. Bora
Peregrine Semiconductor
San Diego, CA, USA

Summary


Wire bonded packages using conventional copper lead frame have been used in industry for quite some time. The growth of portable and wireless products is driving the miniaturization of packages resulting in the development of many types of thin form factor packages and cost effective assembly processes. Proper optimization of wire bond parameters and machine settings are essential for good yields. Wire bond process can generate a variety of defects such as lifted bond, cracked metallization, poor intermetallic etc. NSOP - Non- stick on Pad is a defect in wire bonding which can affect front end assembly yields. In this condition, the imprint of the bond is left on the bond pad without the wire being attached. NSOP failures are costly as the entire device is rejected if there is one such failure on any bond pad. The paper presents some of the failure modes observed and the efforts to address NSOP reduction [1].

Conclusions


Die bond pad quality can be affected in numerous ways during processing and handling. Both wafer fabrication and assembly facilities as well as intermediate process owners such as probe/back grind/laser scribe/singulation operations need to address outgoing quality issues with proper detection and preventive methods. Automated Optical inspection (AOI) is a valuable tool in screening defects and categorizing them. Successful and reliable wire bonding can be achieved by contamination free surface, machine maintenance, optimized process settings and providing an optimal bonding environment.

Initially Published in the SMTA Proceedings

Comments

No comments have been submitted to date.

Submit A Comment


Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Sponsor
Circuit-Technology-Center

Essential guide for hi-rel BGA re-balling
Re-balling of BGA's with tin-lead solder is required in some hi-rel applications due to tin whisker concerns. This white paper discusses the key considerations of this specialized process. Read more.
Circuit Technology Center
Ask the Experts
Stencil Cleaning Procedure
Bottom Terminated Components and Vias
Hand Soldering at Low Temperature
Low Operating Temperature Lead-Free Solder
Mixed Process Solder Joint Appearance, Smooth or Grainy?
ESD Grounding - 1 Meg Ohm Resistor
Stencil Pattern for LGA Power Pad
BGA Die and Pry Testing
MORE ASK THE EXPERTS
Master-Bond