Impractical Stencil Aperture Designs to Enable M0201 Assembly
Effectiveness of I/O Stencil Aperture Modifications on BTC Void Reduction
Microalloyed Sn-Cu Pb-Free Solder for High Temp
Selective Reflow Rework Process
Impact of Thermal Loading on the Structural Intergrity of 3D TSV Package
Design and Fabrication of Ultra-Thin Flexible Substrate
Influence of PCB Surface Features on BGA Assembly Yield
Last Will and Testament of the BGA Void
Latest Industry News
Print These Electronic Circuits Directly Onto Skin
Compal increasingly asked to diversify production bases
Intel's margins tumble as customers shift to cheaper chips, shares slide 10%
From Foldable Phones to Stretchy Screens
6 Considerations for Integrating Sensors in Vehicles
Bill Gates Says Unhappy Customers Are Good for Your Business. Here's Why.
iPhone 12 review: Upgrade for the camera, not 5G
Apple's shifting supply chain creates boomtowns in rural Vietnam

Is No-Clean the Trend for QFN Components?

Is No-Clean the Trend for QFN Components?
Is there a move to no-clean for QFN components, or will certain technologies have to continue using a traditional cleaning process? The Assembly Brothers, Phil Zarrow and Jim Hall, answer this question and share their own experiences.
Board Talk
Board Talk is presented by Phil Zarrow and Jim Hall of ITM Consulting.
Process Troubleshooting, Failure Analysis, Process Audits, Process Set-up
CEM Selection/Qualification, SMT Training/Seminars, Legal Disputes
Phil Zarrow
Phil Zarrow
With over 35 years experience in PCB assembly, Phil is one of the leading experts in SMT process failure analysis. He has vast experience in SMT equipment, materials and processes.
Jim Hall
Jim Hall
A Lean Six-Sigma Master Blackbelt, Jim has a wealth of knowledge in soldering, thermal technology, equipment and process basics. He is a pioneer in the science of reflow.


And welcome to Board Talk with Phil Zarrow and Jim Hall, The Assembly Brothers. Today we're coming to you from the ITM Consulting Failure Analysis Cave, high atop Mt. Rialto.

We're here to talk about electronic assembly, materials, equipment, components, practices, procedures among other things. Jim, what's today's question?

The question. I recently switched businesses from simple single boards to complex double sided boards which are water cleaned.

I had previously been using no-clean processes at all our contract assemblers. That is what I have training and experience on with resolving issues.

Since moving to this new job I have been pushing to reduce cost by moving and testing no-clean processes at our current contract assemblers. I recently had an issue of residue left under a QFN package, that's a form of BTC bottom terminated components, after cleaning.

The resolution was a series of design experiments at the contract assembler to determine the best line speed, water temperature, pressure to run the boards and which saponifier to use.

My question, is there a continuing trend to move to no-clean or is industry in agreement that certain technology will have to remain in a cleaning process?

I guess there's two answers to your question, the way you pose it anonymous. No, the true answer is there really is no trend per se, obviously people with certain commercial interests might indicate there is, but it's like everything in our industry.

It's application driven. In this case, the decision whether to go to no-clean or clean is depending on the actual residue that you have there and the service environment that the application is going to see.

 Do you agree with that my brother?

Obviously everybody would love to go to no-clean if they could. It's cheaper, you eliminate the process and so forth. Yes, for high rel applications, long service lives, people have concerns.

And with certain technologies, in this case we're talking bottom terminated components, QFNs and other related packages, there are serious issues.

As we've spoken of before, there are questions even about the safety and long-term reliability of no-cleans with the BTC package. The idea that flux residues and flux chemistry gets trapped under the package, because a low stand-off and high volume of solder paste and flux in the central pad, can you guarantee that you fully deactivate that flux under a BGA package?

Even if you put the whole package through the appropriate temperature cycle during reflow. Yes I do agree. It's application specific.

If you decide you have to clean the bottom terminated components, what you're seeing in the experience with your CEMs is absolutely correct, it is not trivial.

Even with a good water cleaning process and engineered cleaning agents, to get everything right to ensure that you actually clean all of the residue that's supposed to be cleanable or a no-clean residue, simply because, mainly the geometry.

You've got low clearance and very little open space to get fluids to flow under there and flow back out again to carry the potential contaminants away. I think you're on the right path and you're dealing with the reality that exists in the market place and you're going to have to make your own decision of whether no clean is worth it with your specific product.

So I guess I agree with you, Phil.

This has been Board Talk with Phil and Jim.

And whatever you do ...

Don't solder like my bother. 

Don't solder like my brother. 


In my opinion and experience, utilizing no-clean chemistry for BTCs is becoming the defacto standard for a variety of reasons, one in particular is cleaning performance against the challenge of a low clearance QFN. In our processes, it is our default to use no-clean for any BTCs with clearance concerns. Fortunately, all of our current board designs support this default choice. While we do have assemblies up to 18 layers and very densely populated with QFNs, µBGAs, and other challenging BTCs, we have selected solder pastes that provide excellent results from all perspectives. I could not imagine the struggles that one would face being restricted to an aqueous chemistry AND a low clearance BTC. That combination is definitely a major challenge in the world of SMT.

On a related note, we do have a handful of assemblies that are processed in SMT with no-clean solder pastes, but are ran through a chemical wash to remove the residue, not for product requirements but for process control. The normally high impedance no-clean residue on bottom side QFNs and passives is broken down during the soldering of a very large quantity of thermal hungry TH components on very dense 18 layer boards. Due to the breakdown of the residue, its impedance decreases significantly, thus affecting the integrity of the signals being presented at each matched pair of QFN pins spaced at 0.4mm. Removing the no-clean residue prior to TH processing resolves this issue. We also must use titanium insert based fixtures for selective wave to minimize the heat stress on the SMT parts (as well as protect them from the solder of course). Conclusion: QFNs are your friend and your foe...
Andrew Williams, CSMTPE, PRIDE Industries
Consider the liability of decision base on reduce. A one time evaluation does not catch lot to lot variation. Best effort should be to minimize, contain, and properly dispose of "things" that should not be there that others may have to deal with.
Jerry Magera, Motorola Solutions
No matter if you are go true no-clean, water soluble, or you are cleaning that no-clean, the most important thing to remember is testing under the part to determine if any residues that might be present are still conductive and/or corrosive. Ion Chromatography is the best first step for optimizing any of those processes, HHH or THB testing is the best next step on actual product.
Eric Camden, Foresite
This is the perfect application for a vapor defluxing process and the reason why vapor defluxing has become so popular in the past few years. Vapor can go places that water cannot and the solvents used in vapor defluxing are much stronger than a water based solution. More info on vapordefluxing can be found at
Rick Perkins, Chem Logic

Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name

Your Company
Your E-mail

Your Country
Your Comments

Board Talk
Causes of Blowholes
Tips When Moving a Reflow Oven
Assembling Boards with BGAs on Both Sides
Larger Stencil Apertures and Type 4 Paste
5 vs 8-Zone Ovens
Component Moisture Question?
BGA Components and Coplanarity
How To Verify Cleanliness After Rework and Prior to Re-coating?
Ask the Experts
Initial Screen Print Test Board
HASL Surface Finish and Coplanarity
Legend Marking Discoloration
Cleanliness Testing
Stencil Cleaning Frequency
Exposed Copper Risk
Spotting After DI Water Cleaning
ESD Grounding - 1 Meg Ohm Resistor