Research
Stencil Printing Yield Improvements
Overcome Nodules and Scratches on Wire Bondable Plating on PCBs
Solder Paste Selection for Bottom Termination Components Attach
Jetting Solder Paste Opens Up New Possibilities
Advances Autonomous Driving V2X Technologies
Surface Insulation Resistance of No-Clean Flux Residues
Jetting Conductive Adhesives with Silver Coated Polymer Particles
Residues on Probing PCBAS-Consistent Connections Across No-Clean Fluxes
MORE RESEARCH
Latest Industry News
Applying Strategic Sourcing Principles to Modern Procurement
Should You Trust Apple's New Blood Oxygen Sensor?
Cobalt demand for 5G technology to challenge electric vehicles
S. Korea to launch supercomputer for biotechnology in 2023
China needs first mover advantage in digital currency race
Top 10 Digital Transformation Trends For 2021
Chinese leaders split over releasing blacklist of U.S. companies
It's getting harder for tech companies to bridge the US-China divide
MORE INDUSTRY NEWS

Hi Pot Dielectic Breakdown



Hi Pot Dielectic Breakdown
How the Electrical Test industry combats requirements and provides solutions to adhere to ever changing requirements is discussed.
Materials Tech

DOWNLOAD

Authored By:


Todd L Kolmodin, VP Quality
Gardien Services USA Inc,
Forest Grove, Oregon USA

Summary


The Printed Circuit Board (PCB) builds get ever more complex. With this the layer counts climb but the overall thickness remains the same. From this the cores of the build are reduced and the dielectric layers are reduced. When this happens there are more concerns regarding how these stack-ups can withstand higher voltage with the thinner cores. OEMs are making stronger requirements regarding dielectric withstanding. This paper will outline how the Electrical Test industry combats these requirements and provides solutions to adhere to these ever changing requirements. IPC states methods, ie TM-650 and IPC-6012 but these are guidelines. This paper will elaborate around these requirements regarding Condition A and Condition B from the TM-650 specification.

The paper will also outline the opportunities around testing Dielectric Breakdown or HiPot. The paper will outline:
HiPot Manual Testing HiPot Fixture Assisted Testing HiPot Full Automation Testing Voltages, dwell, ramp and current cutoffs will be explored.

The paper will further extrapolate to educate OEMs the full guidelines regarding what HiPot testing is designed for and the difference for high potential individual net testing.

Conclusions


•Hi-Pot test is for test of dielectics and core insulation
•High Voltage Test is for net to net testing
•IPC TM-650 notes two conditions for Hi-Pot, A- 500V and B-1000V
•3 options for test, Manual, Fixture and Full Automation
•Automated Verifcation
•Removes operator intervention
•Security against escapes
•Increased efficiency

Initially Published in the IPC Proceedings

Comments

No comments have been submitted to date.

Submit A Comment


Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Board Talk
Solder Pallets With Titanium Inserts - Yes/No?
What Rate is World Class for SMT Machines?
Selective Solder Pot Temperatures
Top Side Reflow Causing Solder Balls
Trends for Printing Ultra Miniature Chips
Should We Measure Solder Paste Thickness?
Cleaning R.F. Circuits - Aqueous or Vapor?
Why Should We Consider Smart Feeders?
MORE BOARD TALK
Ask the Experts
SMT Target Component Placement
Problems With Large Voids
Stainless Steel Benches and ESD
Exposed Copper Defect
What's Causing Cloudy Conformal Coating
Channels To Reduce Voids in Large Pads
Options for Reballing BGA Components
Aluminum Trays and Rapid Static Discharge
MORE ASK THE EXPERTS