Electronics Assembly Knowledge, Vision & Wisdom
Use of High Purity Water to Eliminate Contamination  And Achieve Cleanliness
Use of High Purity Water to Eliminate Contamination And Achieve Cleanliness
This paper discusses how high purity DI water can be produced at lower costs using a DI recycling approach in PCB production.
Production Floor

Authored By:
Azita Yazdani - Exergy Systems
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Summary
PCB board manufacturers engage in a number of wet processes. Water is used ubiquitously in many of these processes for rinsing as well as bath make-up. The impacts of water quality on production processes and product quality are many times ignored. Cleaning surfaces to achieve defined levels of cleanliness in terms of particle and other contamination is now a topic of new ISO standards. Many PCB sites do not use high quality water due to the assumption of high costs.

This paper discusses how high purity DI water can be produced at lower costs using a DI recycling approach using a technology called EDI (electrodeionization - which is an electro-membrane technology), in PCB production. A discussion of this new technology that allows lower costs of DI production and recycling will be presented. This paper will also present customer and various third party data on how high purity water reduces contamination build up on parts, during processing, improving product quality and reducing rejects.
Conclusions
AEDI in process rinse water recycling offers online, real time impurity removal and consistent high purity water for rinsing applications in the PCB sector. The technology has been validated and approved by customers with much higher water quality specifications such as in the disk drive industry and several systems have been successfully installed in the PCB industry.

The AEDI point of use recovery approach allows customers to reduce water usage by process and reduces water related operational costs.
Initially Published in the IPC Proceedings
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.



Related Programs
bullet Help With Lead to Hole Ratio
bullet Can a CTE Mismatch Cause Reliability Problems?
bullet Long Term Thermal Reliability of Printed Circuit Board Materials
bullet Influence of PCB Surface Features on BGA Assembly Yield
bullet Microstructure and Performance of Micro CU Pillars Assemblies
bullet Insulation Resistance of Dielectric Materials
bullet Direct Determination of Phosphorus Content in Electroless Nickel Plating
bullet New High-Performance Organophosphorus Flame Retardant
bullet How to Set Up a Successful Blind Via Hole Fill DC Plating Process
bullet The Impact of VIA and Pad Design on QFN Assembly
More Related Programs