Innovative Panel Plating for Heterogeneous Integration
A Method to Investigate PCB Supplier Rework Processes and Best Practices
The Effects of PCB Fabrication on High-Frequency Electrical Performance
Aerosol Jet Printing of Conductive Epoxy for 3D
EOS Exposure of Components in the Soldering Process
High Thermo-Mechanical Fatigue and Drop Shock Resistant Alloys
Filling of Microvias and Through Holes by Electrolytic Copper Plating
NASA DOD Phase 2: Copper Dissolution Testing
Latest Industry News
How Telecom is Rolling Out 5G During a Pandemic
Can Software Performance Engineering Save Us From the End of Moore's Law?
Tech stocks have been a winning bet, but investors worry it will fade
All This Chaos Might Be Giving You 'Crisis Fatigue'
Notebook PCB makers to see tight capacity through 3Q20
How Effective Is Nano Coating On Stencils?
U.S. Critical Infrastructure Full of Security Holes
Auto Interior Is the New Exterior

Semi-Additive Process for High Frequency Signal Substrates

Semi-Additive Process for High Frequency Signal Substrates
A new SAP process for low loss build-up materials with low desmear roughness and excellent adhesion at various processing conditions is covered.
Materials Tech


Authored By:

Fei Peng, Roger Bernards, Bill Decesare
MacDermidEnthone Electronics Solutions, USA

Naomi Ando
MacDermidEnthone Electronics Solutions, Japan


Higher functionality, higher performance and higher reliability with smaller real estate are the mantras of any electronic device and the future guarantees more of the same. In order to achieve the requirements of these devices, designs must incorporate fine line and via pitch while maintain good circuitry adhesion at a smooth plating-resin interface to improve signal integrity. The Semi-Additive Process (SAP) is a production-proven method used on low dielectric loss tangent (Df) build-up materials that enables the manufacture of ultra-fine circuitry.

The standard SAP process utilizes some roughening or texturing of the dielectric substrate in order to achieve sufficient adhesion; however, the rough surface at the plating-resin interface potentially increases transmission loss at high signal speeds. To promote signal integrity at high-frequency signal transmission, the next SAP process should provide high plating-resin adhesion as well as very smooth interface in between.

The next build-up material in demand should present high thermal and dimension stability, good chemical resistance to survive many cure and reflow processes in circuitry manufacture. It should also deliver excellent electric properties including high insulation reliability, low Df and low dielectric constant (Dk) to guarantee good signal integrity in high frequency signal transmission. Meanwhile, the good properties above bring challenges to the SAP process.

This paper will discuss a new SAP process for low loss build-up materials with low desmear roughness (Ra= 40-100 nm) and excellent adhesion (610-680gf/cm) at various processing conditions. Along with the process flow, the current work will also present results and a discussion regarding characterization on the morphology and composition of resin and/or metal plating surfaces using scanning electron microscopy (SEM) and energy dispersive X-ray spectroscopy (EDX), surface roughness analysis, plating-resin adhesion evaluation from 90o peel tests.


The new SAP-RIGID process combines innovative etching, conditioning and direct metallization techniques from the company. It contains similar processesas traditional SAP, which makes it adaptable to existing equipment sets. Moreover, the processed dielectric surface can maintain low surface roughness as well as supports superior dielectric-plating adhesion through chemical bonding. The SAP-RIGID process has been successfully applied to an epoxy and/or cyanate ester type dielectric materials MATERIAL A and achieved very low desmear roughness (Ra= 80 plus/minus 18 nm) and excellent adhesion (658 plus/minus 18 gf/cm) on it. Considering the general lower limit for the dielectric-plating adhesion on MATERIAL A (550 gf/cm), the application of the current SAP-RIGID is a typical 6-sigma capable process both in short-term (Cpk= 2.51) and long-term (Ppk= 2.06). In addition, SAP-RIGID also opens good potential on other dielectric materials widely used in the current SAP market.

Initially Published in the IPC Proceedings


No comments have been submitted to date.

Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name

Your Company
Your E-mail

Your Country
Your Comments

Board Talk
How Effective Is Nano Coating On Stencils?
What Causes Board Delamination?
01005 Component Challenges and Bugs
Sticky Residue Under Low Clearance Parts
Soldering Relays Intrusively in Lead Free Process
Printing vs. Dispensing
Maximum Board Temperature During Tin-Lead
Is There a Spacing Spec for SMD Components?
Ask the Experts
Recommended Fiducial Shape
HASL vs. Immersion Gold
Very Low Temp PCBs
Looking for Long-term Component Storage Options
Baking After Cleaning Hand Placed Parts
Conformal Coating Recommendation
Burned Chip Repair
BGA Component Grounding Problem