Electronics Assembly Knowledge, Vision & Wisdom
Effectiveness of I/O Stencil Aperture Modifications on BTC Void Reduction
Effectiveness of I/O Stencil Aperture Modifications on BTC Void Reduction
Many center pad voiding studies have focused on center pad footprint/stencil aperture designs. This study focuses on I/O pad stencil modifications.
Analysis Lab

Authored By:
Carlos Tafoya, Gustavo Ramirez, Timothy O'Neill
AIM, Cranston, RI USA
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Bottom terminated components, or BTCs, have been rapidly incorporated into PCB designs because of their low cost, small footprint and overall reliability. The combination of leadless terminations with underside ground/thermal pads have presented a multitude of challenges to PCB assemblers, including tilting, poor solder fillet formation, difficult inspection and - most notably - center pad voiding. Voids in large SMT solder joints can be difficult to predict and control due to the variety of input variables that can influence their formation.

Solder paste chemistries, PCB final finishes, and reflow profiles and atmospheres have all been scrutinized, and their effects well documented. Additionally, many of the published center pad voiding studies have focused on optimizing center pad footprint and stencil aperture designs. This study focuses on I/O pad stencil modifications rather than center pad modifications. It shows a no-cost, easily implemented I/O design guideline that can be deployed to consistently and repeatedly reduce void formation on BTC-style packages.
1) Voids were reduced to levels below 10% on all components. On the QFN48 component, the reduction of voids by increasing paste overprint on the I/Os is drastic. The largest void measured with +30 mils overprint (5.28%) is approximately the same size as the smallest void measured (5.22%) with the standard 1:1 print. The results of the cross-sectional analysis reveal a need to review all the devices at all overprint levels to understand how to balance voiding reduction with perimeter solder joint formation.

2) It appears that the temporary standoff generated by the I/O overprints raise the component to a height which promotes outgassing before wetting and collapse. The data in this experiment show height to be approximately 1- 1.5mils. Increasing the overprint and theoretical height to greater than 2mils does not provide considerable benefit and may result in undesirable outcomes.

3) Each package size responded differently. The smallest package did not appear to benefit from longer overprints as much as the larger packages did.

4) The impact of reflow profile on the void reduction effect is unclear as only one profile was tested. The profile used is considered the most challenging for void reduction and represents a common worst case scenario.

Initially Published in the IPC Proceedings
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name






Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.

Related Programs
bullet Selective Printing for BGA Components
bullet Assembly Options for Handheld Products
bullet Assembling Boards with BGAs on Both Sides
bullet Problems to Look for with Crimp Terminations
bullet How to Clamp Odd Shaped Circuit Boards
bullet Assembly and Reliability Investigation of PoP
bullet Evaluation of Stencil Materials, Suppliers and Coatings
bullet What is Solder Paste Working Life on a Stencil?
bullet How To Calculate Component Standoff Height
bullet Humidity Inside Our Screen Printer
More Related Programs
About | Advertising | Contact | Directory | Directory Search | Directory Submit | Privacy | Programs | Program Search | Sponsorship | Subscribe | Terms

Circuit Insight
6 Liberty Square #2040, Boston MA 02109 USA

Jeff Ferry, Publisher | Ken Cavallaro, Editor/Business Manager

Copyright © Circuitnet LLC. All rights reserved.
A Circuitnet Media Publication