Research
Innovative Panel Plating for Heterogeneous Integration
A Method to Investigate PCB Supplier Rework Processes and Best Practices
The Effects of PCB Fabrication on High-Frequency Electrical Performance
Aerosol Jet Printing of Conductive Epoxy for 3D
EOS Exposure of Components in the Soldering Process
High Thermo-Mechanical Fatigue and Drop Shock Resistant Alloys
Filling of Microvias and Through Holes by Electrolytic Copper Plating
NASA DOD Phase 2: Copper Dissolution Testing
MORE RESEARCH
Latest Industry News
Smartphone Shipments to Plummet 11.9% in 2020
PC market to dip 7% this year
Alternate Roads to Flexible Electronics
Huawei hid business operation in Iran after Reuters reported links to CFO
Global Distributor Group Tackles Tariff Inefficiencies
How to Set Boundaries While Working Remotely
Apple must face U.S. shareholder lawsuit over CEO's iPhone, China comments
The AI-Based Competitive Revolution
MORE INDUSTRY NEWS

Stencil Printing Yield Improvements



Stencil Printing Yield Improvements
The wipe sequence, wipe frequency and wipe solvent and how these interact to provide solder paste printing yield improvement is studied.
Production Floor

DOWNLOAD

Authored By:


Mike Bixenman, D.B.A
Kyzen, Nashville, TN, USA

Debbie Carboni
Kyzen, Nashville, TN, USA

Jason Chan
Kyzen Asia

Summary


Stencil printing capability is becoming more important as the range of component sizes assembled on a single board increases. Coupled with increased component density, solder paste sticking to the aperture sidewalls and bottom of the stencil can cause insufficient solder paste deposits and solder bridging. Yield improvement requires increased focus on stencil technology, printer capability, solder paste functionality and understencil cleaning.

The wide range of required solder paste volume deposited on mixed technology assemblies is pushing traditional stencil design rules to their limit. There is a need for improved stencil, printing and materials technologies to increase the consistency of the deposit. Cleaning the underside of the stencil is a critical enabler to yield improvement.

The purpose of this research is to study the wipe sequence, wipe frequency and wipe solvent(s) and how these factors interact to provide solder paste printing yield improvement.

Conclusions


Understencil wiping has gained an increase in interest over the last several years. Changes in circuit designs, such as miniaturized components, increased density of components, and new stencil technology need to decrease print defects as well as changes in and increased attention to employee safety and environmental regulations have driven renewed interest.

Initially Published in the SMTA Proceedings

Comments

No comments have been submitted to date.

Submit A Comment


Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Board Talk
How Effective Is Nano Coating On Stencils?
What Causes Board Delamination?
01005 Component Challenges and Bugs
Sticky Residue Under Low Clearance Parts
Soldering Relays Intrusively in Lead Free Process
Printing vs. Dispensing
Maximum Board Temperature During Tin-Lead
Is There a Spacing Spec for SMD Components?
MORE BOARD TALK
Ask the Experts
HASL vs. Immersion Gold
Very Low Temp PCBs
Looking for Long-term Component Storage Options
Baking After Cleaning Hand Placed Parts
Conformal Coating Recommendation
Burned Chip Repair
BGA Component Grounding Problem
What is the IPC Definition of Uncommonly Harsh?
MORE ASK THE EXPERTS