Electronics Assembly Knowledge, Vision & Wisdom
Cross-Sectioning of SMT and PCB Related Architectures
Cross-Sectioning of SMT and PCB Related Architectures
Techniques in performing precision and analytical micro-sections, which fuse the techniques common in preparation of silicon wafers and bulk materials are discussed.
Analysis Lab

Authored By:
Manuel J. Solis "Paco"
Foresite Inc.
Kokomo, IN, USA
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Summary
The electronics industry has been using the epoxy puck for the processing of the vast majority of electronics microsections since the 1970s. Minimal advancements have been seen in the methods used for precision micro-sections of PCBs, PCBAs, and device packages. This paper will discuss different techniques and approaches in performing precision and analytical micro-sections, which fuse the techniques and materials common in preparation of silicon wafers and bulk materials.

These techniques have not only been found to produce excellent optical results, but transfer effectively to SEM for high-magnification inspection and further analysis with minimal post-lapping preparation needed. Additionally, processing time is reduced primarily due to a significant reduction of bulk material removal earlier in the preparation, therefore needing less removal at later lapping steps compared to traditional sectioning methods. Additional techniques are introduced that mitigate some classic challenges experienced by technicians over the decades.
Conclusions
The tripod method of cross-section has a number of distinct advantages for imaging and analyzing SMT and PCB related architectures. One large advantage is the ability to create low bulk material specimens which easily transfer to SEM analysis.

These advantages allow for stable imaging and other electron beam related analyses with minimal preparation after lapping and polishing.
Initially Published in the SMTA Proceedings
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you attempt to submit information and receive an error, you may need to refresh the page and insert the information again.



Related Programs
bullet Early Design Review of Boundary Scan To Enhancing Testability
bullet Combination of AOI and AVI Machines
bullet Explanation of PoP Inspection Techniques
bullet Thermal Mechanical Fatigue of a 56 I/O Quad-Flat No Lead Package
bullet Numerical Study on New Pin Pull Test for Pad Cratering
bullet Test Probe Problems After Pin-In-Paste
bullet Pb-Free Thermal Cycle Acceleration Factors
bullet Drop Test Performance of BGA Assemblies
bullet Expanding IEEE Std 1149.1 Boundary-Scan Architecture
bullet Analysis of Voiding Under QFN Packages
More Related Programs
About | Advertising | Contact | Directory | Directory Search | Directory Submit | Privacy | Programs | Program Search | Sponsorship | Subscribe | Terms

Circuit Insight
6 Liberty Square #2040, Boston MA 02109 USA

Jeff Ferry, Publisher | Ken Cavallaro, Editor/Business Manager

Copyright © Circuitnet LLC. All rights reserved.
A Circuitnet Media Publication