Electronics Assembly Knowledge, Vision & Wisdom
New Approaches to Develop a Scalable 3D IC Assembly Method
New Approaches to Develop a Scalable 3D IC Assembly Method
In this paper, we will discuss various assembly options and the challenges posed by each.
Production Floor

Authored By:
Charles G. Woychik Ph.D., Sangil Lee, Ph.D., Scott McGrath, Eric Tosaya and Sitaram Arkalgud Ph.D.
Invensas Corporation
San Jose, CA
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Summary
The challenge for 3D IC assembly is how to manage warpage and thin wafer handling in order to achieve a high assembly yield and to ensure that the final structure can pass the specified reliability requirements. Our test vehicles have micro-bumped die having pitches ranging from 60um down to 30um. The high density of pads and the large die size, make it extremely challenging to ensure that all of the micro-bump interconnects are attached to a thin Si-interposer. In addition, the low standoff between the die and interposer make it difficult to underfill.

A likely approach is to first attach the die to the interposer and then the die/interposer sub-assembly to the substrate. In this scenario, the die/interposer sub-assembly is comparable to a monolithic silicon die that can be flip chip attached to the substrate. In this paper, we will discuss various assembly options and the challenges posed by each. In this investigation, we will propose the best method to do 2.5D assembly in an OSAT(Outsourced Assembly and Test) facility.
Conclusions
The semiconductor fabs can produce robust and reliable devices with TSVs.

A PF3 type of process, is compatible with an OSAT facility, and can produce 3D IC packages that can meet the challenges of JEDEC reliability specifications.

This work has shown that a high yielding MBD to Si-ITP process is achievable.

The manufacturing infrastructure exists to assembly in high volume these types of packages using existing OSAT manufacturing infrastructure.
Initially Published in the IPC Proceedings
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you attempt to submit information and receive an error, you may need to refresh the page and insert the information again.



Related Programs
bullet Gold Stud Bump Flip Chip Attachment
bullet Assembly of Fine Pitch PoP Components
bullet New Approaches to Develop a Scalable 3D IC Assembly Method
bullet Flip Chip Package Qualification
bullet 3D IC Integration Technology Development in China
bullet Material Selection for Reliable TMV Pop Assembly
bullet Investigation of Pad Cratering in Large Flip-Chip BGA
bullet Three Dimensional Integration Focusing on Device Embedded Substrate
bullet Status and Outlooks of Flip Chip Technology
bullet 2.5D and 3D Semiconductor Package Technology: Evolution and Innovation
More Related Programs
About | Advertising | Contact | Directory | Directory Search | Directory Submit | Privacy | Programs | Program Search | Sponsorship | Subscribe | Terms

Circuit Insight
6 Liberty Square #2040, Boston MA 02109 USA

Jeff Ferry, Publisher | Ken Cavallaro, Editor/Business Manager

Copyright © Circuitnet LLC. All rights reserved.
A Circuitnet Media Publication