Electronics Assembly Knowledge, Vision & Wisdom
Embedded Fibers Enhance Nano-Scale Interconnections
Embedded Fibers Enhance Nano-Scale Interconnections
This paper introduces the use of embedded fibers in the interconnections of chip-to-chip and chip-to-package components.
Materials Tech

Authored By:
V. Desmaris, S. Shafiee, A. Saleem, A. Johansson, P. Marcoux
Smoltek AB, Gothenberg Sweden
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Summary
While the density of chip-to-chip and chip-to-package component interconnections increases and their size decreases the ease of manufacture and the interconnection reliability are being reduced. This paper will introduce the use of embedded fibers in the interconnections as a means of addressing these issues.

Flip chips bumps are evolving from large solder balls down to small thin copper pillars. Some copper pillars are solder capped and use a thermo-compression reflow attachment process. Smaller diameter copper pillars, while desirable by users, present a significant challenge to assemblers and reliability issues for end-users.
Nanostructures in the form of carbon nano-tubes have been evaluated for years.

The recently created a means of growing metallic carbon nano-fibers, CNF's, to micro bumps which are solderable. When embedded with solder the fiber bumps produce robust component interconnections which can be less than 10 um in diameter and up to 20 um high. Attachment of the fiber micro bumps uses conventional thermo-compression bonding.
Results from the most recent evaluations will be presented indicating electrical performance and showing ease of manufacture resulting of such solder coated carbon nano-fiber micro bumps.
Conclusions
As solder joints get smaller their reliability and fatigue life drops. Adding carbon nano fibers and combining with the solder significantly enhances the fatigue life of the solder joints.
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.



Related Programs
bullet Evaluation of POP Assembly Under Load
bullet Challenges of Package on Package Devices
bullet Cost Effective 3D Glass Microfabrication
bullet Embedded Packaging Technologies
bullet Fluxless Die Attach by Activated Forming Gas
bullet Panel Level Packaging
bullet Design for Flip-Chip and Chip-Size Technology
bullet Solder Bumping for Flip Chip Technology
bullet Embedded Fibers Enhance Nano-Scale Interconnections
bullet Low-Cost & High Performance Silicon Interposers
More Related Programs
About | Advertising | Contact | Directory | Directory Search | Directory Submit | Privacy | Programs | Program Search | Sponsorship | Subscribe | Terms

Circuit Insight
6 Liberty Square #2040, Boston MA 02109 USA

Jeff Ferry, Publisher | Ken Cavallaro, Editor/Business Manager

Copyright © Circuitnet LLC. All rights reserved.
A Circuitnet Media Publication