Electronics Assembly Knowledge, Vision & Wisdom
Low-Cost & High Performance Silicon Interposers
Low-Cost & High Performance Silicon Interposers
The Low-Cost Silicon Interposer industry consortium addresses limitations of organic packages as well as wafer-based silicon interposers.
Materials Tech

Authored By:
Rao R. Tummala, Ph.D., Venkatesh Sundaram, Ph.D., Qiao Chen, Hao Lu, and Gokul Kumar
3D Systems Packaging Research Center
Georgia Institute of Technology
Atlanta, GA, USA
,{url:'http://www.circuitinsight.com/videos/programs_final.mp4'}], clip:{autoBuffering:true, autoPlay:true, scaling:'scale' } }).ipad();
Summary
The Low-Cost Silicon Interposer (LSIP) industry consortium at Georgia Tech is proposed to address limitations of current organic packages as well as wafer based silicon interposers that are being produced in wafer fabs. Organic substrates are seen as approaching limits in wiring, I/Os, warpage and acceptable cost. Silicon Interposers, on the other hand, suffer from high cost and low electrical performance. This paper addresses both these limitations.
Conclusions
As organic packages reach their limits in I/Os, thermal and reliability performances, silicon interposers are being developed using BEOL processes in the wafer fabs. But such interposers have two main problems: high cost and low performance. The Georgia Tech approach addresses both these problems as described in this paper.
Initially Published in the SMTA Proceedings
Submit A Comment

Comments are reviewed prior to posting. Please avoid discussion of pricing or recommendations for specific products. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Company


E-mail


Country


Comments


Authentication

Please type the number displayed into the box. If you receive an error, you may need to refresh the page and resubmit the information.



Related Programs
bullet Miniaturization of Hearing Aid Electronics Using Embedded Die Packaging
bullet Leadless Flip Chip PLGA for Networking Applications
bullet New Approaches to Develop a Scalable 3D IC Assembly Method
bullet 3D IC Integration Technology Development in China
bullet Flip Chip LED Solder Assembly
bullet Fine Pitch CU Pillar with Bond on Lead Assembly Challenges for High Performance Flip Chip Package
bullet Embedded Fibers Enhance Nano-Scale Interconnections
bullet Low-Cost & High Performance Silicon Interposers
bullet BVA: Molded Cu Wire Contact Solution
bullet 3D Integration a Thermal-Electrical-Mechanical-Reliability Study
More Related Programs