Electronics Assembly Knowledge, Vision & Wisdom
Design and Fabrication of Ultra-Thin Flexible Substrate
Design and Fabrication of Ultra-Thin Flexible Substrate
This study focuses on an approach based on the use of a polyimide substrate for 2.5D/3D ultra-thin packaging applications.
Materials Tech

Materials Tech programs cover topics including:
Adhesives, Chemicals, Cleaning Solutions, Coatings, Components, Design, Embedded Technology, Fasteners, Finishes, Flex Circuits, Flip Chip, Fluxes, PC Fab, Solders, Solder Masks, Solder Paste and more.
Submit A Comment
Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company


Your E-mail


Your Country


Your Comment



Authored By:
Yu-Jung Huang, Shen-Li Fu
Department of Electrical Engineering, I-Shou University
Kaohsiung, Taiwan, R.O.C.

Ming-Kun Chen, Yi-Lung Lin
Advanced Semiconductor Engineering Test RD
Kaohsiung, Taiwan 811, R.O.C

Summary
We present the development of a flexible polyimide substrate that act as the conduit for power and signal transmission with the additional features of precise control of the metal trace geometries. Using microfabrication techniques, a metal trace is fabricated that possesses a flexible polyimide-based interconnection. The performance of the design was measured with multimeter. The HFSS simulation result of copper-plated interconnection with a core thickness of 12 um has an impedance value of 50 ohm at 1 GHz.

Investigated of microfabrication were performed using an energy-dispersive spectrometry (EDS) and Zygo Optical Profilometer in order to verify the visual aspects of the Cu interconnection, such as identification the elemental composition of materials, roughness and thickness. The experiment is conducted to study the effect of the process parameters on the Cu film surface properties. The results obtained in this work can be applied to the fabrication of flexible microelectronic devices.


Conclusions
A fine pitch patterned processing sequence for the preparation of interposer used for 3D integration applications was developed and experimentally evaluated. The main features of this technology are the preparation of conductor lines on the FPI, which enable the chip connect to the interposer.


Initially Published in the SMTA Proceedings

Comments
No comments have been submitted to date.
Free Newsletter Subscription
Every issue of the Circuit Insight email newsletter will bring you the latest information on the issues affecting you and your company.

Insert Your Email Address

Directory Search


Program Search
Related Programs
bullet Insulation Resistance of Dielectric Materials
bullet Long Term Thermal Reliability of Printed Circuit Board Materials
bullet Computed Tomography on Electronic Components
bullet Effect of Assembly Pitch and Distance on Solder Joint Thermal Cycling Life
bullet Embedded Components: A Comparative Analysis of Reliability
bullet Embedded Components from Concept-To-Manufacturing
bullet Realization of a New Concept for Power Chip Embedding
bullet New High-Performance Organophosphorus Flame Retardant
bullet BTC-QFN Test Board Design for Qualifying Soldering Materials
bullet Board Level Failure Analysis Demount Challenges Package Package
More Related Programs