Electronics Assembly Knowledge, Vision & Wisdom
Three Dimensional Integration Focusing on Device Embedded Substrate
Three Dimensional Integration Focusing on Device Embedded Substrate
In this paper, EDA tools, TEG chips, and several evaluation equipment developed in Fukuoka are explained.
Materials Tech

Materials Tech programs cover topics including:
Adhesives, Chemicals, Cleaning Solutions, Coatings, Components, Design, Embedded Technology, Fasteners, Finishes, Flex Circuits, Flip Chip, Fluxes, PC Fab, Solders, Solder Masks, Solder Paste and more.
Submit A Comment
Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company


Your E-mail


Your Country


Your Comment



Authored By:
Hajime Tomokage
Department of Electronics Engineering and Computer Science
Fukuoka University, Fukuoka, Japan

Summary
The national research project on 3D integration technology had been carried on in Fukuoka, Japan from 2002 to 2012. The system-in-a-package (SiP) design tools STEERSIP and STEERMEMS, test element group (TEG) chips for evaluating the assembling process, and the evaluation equipment such as scanning electron and laser beams induced current (SELBIC) measurement system have been developed. In 2011, a new research center for 3D semiconductors was constructed, where the main research is on device embedded substrate and silicon interposer with through silicon via (TSV).

According to the Japan Electronics Packaging and Circuits Association (JPCA) standard on device embedded substrate EB01 and EB02, the evaluation kits for device embedded substrate are developed in order for device companies to perform function test of embedded devices with the common substrate structure.

Initially Published in the SMTA Proceedings

Comments
No comments have been submitted to date.
Free Newsletter Subscription
Every issue of the Circuit Insight email newsletter will bring you the latest information on the issues affecting you and your company.

Insert Your Email Address

Directory Search


Program Search
Related Programs
bullet Leadless Flip Chip PLGA for Networking Applications
bullet New Approaches to Develop a Scalable 3D IC Assembly Method
bullet Status and Outlooks of Flip Chip Technology
bullet Three Dimensional Integration Focusing on Device Embedded Substrate
bullet Multilayer Ceramic Capacitors: Mitigating Rising Failure Rates
bullet 3D IC Integration Technology Development in China
bullet Flip Chip LED Solder Assembly
bullet Fine Pitch CU Pillar with Bond on Lead Assembly Challenges for High Performance Flip Chip Package
bullet Silicon V-Groove Alignment Bench for Optical Component Assembly
bullet Assessment of 2nd Level Interconnect Quality in Flip Chip Ball Grid Array Package Using Laser Ultrasonic Inspection Technique
More Related Programs