Electronics Assembly Knowledge, Vision & Wisdom
Coreless Package Substrate Issues and Challenges
Coreless Package Substrate Issues and Challenges
This paper addresses the major challenges of reducing coreless substrate warpage in terms of both substrate manufacturing and assembly process.
Production Floor

Production Floor programs cover topics including:
CAD/CAM/CIM/EDA, Circuit Board Handling, Clean Room, Cleaning Operations, Component Insertion, Component Prep, Dispensing, Feeders, Fume Extraction, Hand Tools, Labeling/Marking, Lasers, Material Handling, Odd Form, Ovens/Curing, Packaging, Stencil Printing, Repair/Rework, Soldering and more.
Submit A Comment
Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company


Your E-mail


Your Country


Your Comment



Authored By:
Jinho Kim, Seokkyu Lee, Jaejun Lee
Seungwon Jung, Changsup Ryu
Unit Process Development of Advanced Circuit Interconnect
SAMSUNG ELECTRO-MECHANICS Co., Ltd., Korea

Summary
Coreless technology in package substrate has been developed to satisfy the increasing demand of lighter, smaller and superior electrical performance regarding as the future trend in electronic application. However, there are major challenges of reducing coreless substrate warpage in terms of both substrate manufacturing and assembly process. Substrate manufactures typically provide substrate warpage within satisfying customer's specification which does not allow much margin left in assembly considering the number of reflows and curing profiles which the package undergoes during assembly.

However, it is very difficult to provide satisfying this level of warpage because coreless substrate is one-third as thin as conventional one and does not use stiff core material. The key element for success in coreless technology is to solve the warpage issue at manufacturing site because the decrease of bare substrate warpage is important to improve the assembly yield. To figure out these problems, design optimization, mechanical/thermal treatment and low CTE material are suggested in this study. Final part discusses assembly result and issue for future work.

Conclusions
Coreless package substrate offering advantages in terms of electrical performance, fine pattern/pitch and thin substrate has been developed. The key element to success with coreless technology is to solve the warpage issue in terms of both manufacturing and assembly process.

In this study, the authors pointed out three technologies to reduce the warpage, 1) design optimization 2) thermal/ mechanical treatment 3) low CTE materials. When all technologies are applied, the average warpage meets our goal. All warpage reduction technologies represented in this study show great effort. Even if bare substrate warpage is satisfied with customer's need, coreless substrates might have issues for package warpage during the assembly process. As increasing substrate size and die size, assembly and reliability of coreless package are more challenging.

In near future, it is necessary to develop coreless package in terms of package size, device size, substrate thickness and composition, mold encapsulant material, die attach thickness and material. The coreless technology into volume production today has not always been an easy road. However, we expect that the effort to understand coreless substrate such as bi-metal theory, CTE balanced structure and minimizing mechanical/thermal stress mentioned in this study will help to overcome these barriers.

Initially Published in the IPC Proceedings

Comments
No comments have been submitted to date.
Free Newsletter Subscription
Every issue of the Circuit Insight email newsletter will bring you the latest information on the issues affecting you and your company.

Insert Your Email Address

Directory Search


Program Search
Related Programs
bullet The Effects of PCB Fabrication on High-Frequency Electrical Performance
bullet Insulation Resistance of Dielectric Materials
bullet Long Term Thermal Reliability of Printed Circuit Board Materials
bullet Computed Tomography on Electronic Components
bullet Effect of Assembly Pitch and Distance on Solder Joint Thermal Cycling Life
bullet Embedded Components: A Comparative Analysis of Reliability
bullet Embedded Components from Concept-To-Manufacturing
bullet Realization of a New Concept for Power Chip Embedding
bullet New High-Performance Organophosphorus Flame Retardant
bullet BTC-QFN Test Board Design for Qualifying Soldering Materials
More Related Programs