









- [11] A. Ostmann, A. Neumann, S. Weser, E. Jung, L. Böttcher, H. Reichl, "Realization of a Stackable Package Using Chip in Polymer technology," Polytronic Conference, June 23. – 26. 2002.
- [12] Y. H. Chen, J.R. Lin, S. Chen, C.T. Ko, T.Y. Kuo, C.W. Chien, S.P. Yu, "Chipin-Substrate Package," CSP Technology.
- [13] Kazuhito Hikasa, Toshiaki Amano, Toshiya Hikami, Ken'ichi Sugahara and Naoyuki Toyoda, "Development of Flexible Bumped Tape Interposer," <http://www.furukawa.co.jp>.
- [14] J. U. Knickerbocker, et al, "Development of next generation system-on-package (SOP) technology based on silicon carriers with fine-pitch interconnection," IBM Journal of Research and Development, Vol. 49, No. 4/5, pp. 725-754, 2005.
- [15] H.H. Chang, Y.C. Shih, C.K. Hsu, Z.C. Hsiao, C.W. Chiang, Y.H. Chen, and K.N. Chiang "TSV Process Using Bottom-up Cu Electroplating and its Reliability Test," Proc. 2nd Electronics System-Integration Technology Conference, Greenwich, UK, 2008 pp 645-650.
- [16] Z. Wang, O. Yaegashi, H. Sakaue, T. Takahagi, and S. Shingubara, "Bottom-Up Fill for Submicrometer Copper Via Holes of ULSIs by Electroless Plating," Journal of The Electrochemical Society, Vol. 151, No. 12, pp. C781-C785, 2004.