

## Cold Ball Pull Test Efficiency for the PCB Pad Cratering Validation with the Ultra Low Loss Dielectric Material

Jeffrey ChangBing Lee\*, Cheng-Chih Chen, Alice Lin, Dem Lee  
iST- Integrated Service Technology, Inc., TAIWAN  
Gary Long, Consultant, USA  
Masahiro Tsuruya, INEMI, JAPAN

### Abstract


Cold ball pull testing is used to validate the resistance of PCB pad cratering for the different ultra-low loss dielectrics materials ( $Dk=3\sim 4.2$  and  $Df \leq 0.005$  @ 1GHz) in the study. The materials were fabricated in multiple PCB shops using a common test board design utilizing a coupon to result in a 16 mil nominal pad size for the pulls. After fabrication, a 20 mil SAC305 ball is SMT attached to the 16 mil nominal pads for pulling. Each material had 3 coupons with 50 pull locations on each to generate 150 data points for statistical analysis. The peak pull force differences of the material builds can be compared to differentiate the results. As a result, the different ultra-low loss dielectric material's performance to withstand PCB pad cratering can be compared comprehensively with the cold ball pull test.

**Keywords:** IPC\_9708, Pad Cratering, Cold Ball Pull, Ultra Low Loss, Dielectric Material

### Introduction

As 4G/LTE cloud computing and evolving 5G are deployed, high performance server, network and telecom products are required to support increasing infrastructure performance demands. As a result, PCB design and performance requirements challenge materials to meet the needs of these applications including: lower and lower  $Dk$  and  $Df$ , high frequency and high speed for the low signal loss requirements, higher bond strength for the finer pitch BGA devices with smaller diameter pads, as well as the higher  $T_g$  for lead free assembly compliance. In addition to the necessary electrical and thermal performance, the more stringent reliability requirements of these infrastructure products must also be taken into account due to the longer term service life of these kinds of end products. Thicker and larger board sizes are usually used for the design of these infrastructure type products. Other factors considered include: higher filler content to reduce moisture uptake and CTE, lower  $Dk$  glass with vinyl silane surface treatment compared to E glass, resin chemistry able to adhere with low profile Cu foils and copper bonding treatments, as well as halogen free flame retardants for RoHS green compliance. Combining the above factors when compared with SnPb solder and conventional dicy-cured unfilled FR4 used in the past, the fear was that the newer materials required to support the increased thermal and performance demands would result in higher incidences of PCB pad cratering failures due to larger sized IC packages, smaller pad diameters, more complex stackups etc., or accelerate potential CAF growth and other mechanical and thermal mechanical reliability concerns during PCB assembly specifically at in circuit test (ICT) and other handling phases, shipping and service life[1].


PCB pad cratering was defined in the IPC-9708 as the formation of a cohesive dielectric crack or fracture underneath the pad of a surface mount component, occurring most commonly in BGA and BTC packages under mechanical testing as shown in Figure 1 [1]. The strains and strain rates applied to PCB assemblies during the mechanical bend and shock testing can lead to a variety of failure modes in the vicinity of the solder joints. The prevalence and distribution of these failure modes depends on several factors, including the solder metallurgy, pad size ratio and PCB materials. Usually, multiple failure modes occur



**Figure 1 - Example of a Pad Cratering with Cohesive Dielectric Failure Going Down to Glass Fibers [1]**


The IPC 9708 standard provides some guidance around the different pad cratering failure modes as follows [1]:

Pad Lift (Figure 2): Solder pad lifts with solder ball. The lifted pad may include the ruptured base material. This failure mode is an adhesive failure of the conductor (foil), as opposed to pad cratering, which is a cohesive failure of the dielectric resin.




**Figure 2 - Pad lift**

Conductor cracks (Figure 3): The PCB pad is lifted, but is still partially attached to the conductor, as well as cohesive failure.




**Figure 3 - Conductor cracks**

The crater with glass fibers exposed (Figure 4): The PCB pad is cratered, and the underlying glass fibers are exposed, a cohesive failure of the dielectric resin with secondary adhesive failure to the glass fiber reinforcement



**Figure 4 - Crater with glass fibers exposed**

The crater with no glass fibers exposed (Figure 5): The PCB pad is cratered, the underlying resin is exposed, but no glass fibers are visible, a cohesive failure of the dielectric resin.



**Figure 5 - Crater with no glass fibers exposed**

In order to mitigate pad cratering from happening, it is necessary to characterize the resistance of the dielectric materials to mechanical stress. Therefore, various methodologies have been developed for dielectric material characterization such as mechanical bending (monotonic and spherical), AE detection, drop shock, cold ball pull, hot pin pull etc. [2-16]. The first two are related to PCBA level tests while the last two are related to pad level tests. The PCBA level tests will usually generate multiple failure modes concurrently at different strain and strain rate levels making it difficult to decouple the individual failure modes and identify the weakest location in the assembly due to its higher force acceleration and many variables such as solder metallurgy, package type, construction, component to PCB pad size ratio, and PCBA materials etc., which also means the PCBA level test will not be time and cost effective. With pad level tests, it is easier to control the failure mode in the dielectric layer beneath the pad and to define the adhesion between the pad, resin and glass fiber [16]. Between the two pad level tests, the cold ball pull test is more economical than the hot pin pull test because of the materials and time required to conduct the test and collect statistically relevant sample sizes.

## **Experiment and set up**

### **Test Coupons**

Ten dielectric materials were chosen for study by the iNEMI ultra low loss project work group. The materials were selected based on a set of parameter definitions and the material's supplier willingness to participate and provide said materials for testing.

The selection criteria used to narrow the material field were as follows based on suppliers laminate data:

Electrical Targets:

- Dk: 3-4.2 @ 1GHz
- Df : <= 0.005 @ 1GHz

Thermo-Mechanical Targets:

- Tg: >160°C
- Z-CTE: <3.0% from 50°C to 260°C

Construction:

- Capable of multiple dielectric thicknesses from 3 mil to 10 mil
- VLP or HVLP copper for cores
- UL V-0 rating capable

### Test Vehicle Design

The project work group decided on a standard stack-up on which the material test vehicle would be designed. The criteria used to construct the stack-up was as follows:

- 22 layers
- Four - 2oz layers in the center of the stack-up
- 150 mils minimum thickness
- Single lamination
- Back drilled electrical structures
- OSP surface finish for reliability test structures
- Spread glass plys (i.e. 1086, 1067, etc.)
- Medium to high resin content for all prepregs

Glass ply type, resin content, and layer thickness were desired to be matched between all stack-ups at four PCB shops (G, T, H, V), however not all material suppliers offered the material in the same glass styles for the desired layer thickness. Stack-ups for each material were modified to provide as close as possible to the nominal stack-up identified by the work group.

### Test Method Description:

The test method employed in this study followed the IPC 9708 Cold Ball Pull methodology with the following refinements:

Measured average pad size tested: 16 +/-0.5 mils round

Solder ball size attached: 20 mils

Solder ball composition : SAC405

Solder stencil used to paste pads: Stainless steel 5 mils thick with 20 mil openings

Solder paste used to attach balls: Production SAC305 paste

Peak reflow temperature employed to reflow solder balls to the PCB pads: 245°C minimum.

Test equipment: Production Bond Tester with 5Kg wire pull load cell cartridge

Test Jaw size: 750um

Clamping pressure: 21psi

Test pull speed: 5mm/sec

The coupon design incorporated into the material test panel consisted of two 5x5 round pad arrays for each of five unique pad sizes (14, 15, 16, 17, and 18 mil diameter pads – see Figure 6). The pads in the arrays were spaced at 1mm pitch and NSMD design with a 5 mil solder mask clearance as shown in Figure 7.




Figure 6 – Cold Ball Pull Coupon Design




Figure 7 - The design of test coupons

Actual pads sizes for each of the pad groupings were measured by a production co-ordinate measurement machine using optical input and the data averaged for each designed pad size. Solder balls were attached to the pads on each coupon per the conditions stated above. Each sample was inspected at each joint with OM to insure good solder ball attach as shown in Figure 8. Only pads completely covering the copper pads and centered in the NSMD window were considered acceptable



(a) Reject (b) Accept (c) Cross-section joint  
Figure 8 -The qualification criteria for the ball attachment

The designed pad arrays which measured closest to 16 mils +/-0.5 on average were chosen to be tested as shown in Table 1. The actual pad size distribution would be up to each PCB shop process control capability such as material and process parameters. The averaged pad size produced by PCB shop V was lower than the 16 mil nominal target and the other PCB shops, which was noted in the comparison of CBP (Cold Ball Pull) strength among all PCB shops. Each material had 3 coupons with 50 pulls on each which generated 150 peak pulls averaged and analyzed by production statistical software. Any missed pulls or sites which did not have an attached solder ball were omitted from the pull data.


Table 1 - PCB pad size selected for CBP test

PCB Supplier	Supplier Material Code	Coupon ID	Avg. Size of Pad (mil)	PCB Supplier	Supplier Material Code	Coupon ID	Avg. Size of Pad (mil)	
G	G3	G3-18	15.9974	H	H1	H1-1	16.1813	
		G3-5	16.0697			H1-2	16.1440	
		G3-7	16.1005			H1-4	16.2365	
	GE	GE-16	16.0534		H3	H3-3	16.2135	
		GE-2	16.0278			H3-4	16.3765	
		GE-3	15.9185			H3-8	16.3462	
	GL	GL12	16.1796		H5	H5-5	15.9951	
		GL15	16.1356			H5-8	16.0361	
		GL16	15.8527			H5-16	15.9453	
	GY	GY15	15.9087		HL	HL-14	15.6046	
		GY18	15.9886			HL-19	15.9511	
		GY9	16.2542			HL-20	15.8537	
	T	T2	T2-12		16.1495	HW	HW-10	15.8447
			T2-13		16.2180		HW-18	15.8577
			T2-6		15.9129		HW-20	15.8334
T8		T8-2	16.0088	HY	HY-12	15.7753		
		T8-6	15.9781		HY-4	15.8731		
		T8-8	15.8365		HY-9	15.8383		
TE		TE-12	16.2122	V	VE-3	14.5598		
		TE-2	16.1701		VE-12	14.7232		
		TE-3	15.9258		VE-15	14.7579		
TR		TR-2	16.2335		VR	VR-2	13.9114	
		TR-5	15.6628			VR-10	13.9253	
		TR-9	15.7586			VR-15	13.8564	
TY		TY-10	16.2572		VY	VY-4	14.8740	
		TY-15	16.1083			VY-5	14.8332	
		TY-2	16.3239			VY-8	15.1471	

### Result and Discussion

The resulting failure mode after testing can vary based on material, process and design geometry. These failure modes include: bulk solder fracture, interfacial IMC fracture, mixed mode failures and PCB pad cratering, as shown in Figure 9.

In terms of the PCB pad cratering failure mode which is the focus of this study, the failure location can be grouped into 4 categories including: pad lift, conductor crack, cratering with glass fibers exposed and cratering with no glass fibers exposed, as described Figures 2 to 5. The crack itself will follow the path of least resistance to relieve strain and may initiate at the pad edge propagating downward through the resin mass, or beneath the pad nucleating at the interface between resin and glass fibers, or initiating as a pad (conductor) crack propagating into the dielectric layer. The cratering failures might not result in an electrical open but potentially give rise to an electrical failure in subsequent shipping and service life due to continuing crack propagation.



**Figure 9- The typical failure mode during CBP test**

Based on dielectric material design variables such as resin chemistry, curing agent, glass resin content, filler content and so on, it was not easy to identify which would have the greatest influence on improving fracture resistance to mitigate failure. From the viewpoint of fracture mechanics, the adhesion between different ingredients in the matrix is difficult to be quantified by this test method. The bulk resin material itself can absorb the majority of fracture energy when cracks are initiated and distribution of failure modes by depth of fracture is somewhat random.

Therefore, on the basis of this testing alone we can only conclude that improving the fracture toughness of the bulk resin itself would be the direction to improve performance. Unfortunately, there is no standardized method or requirement for testing fracture toughness for these materials in IPC TM650, so only common mechanical properties such as flexural modulus, flexural strength and peel strength are available for correlation. ASTM test methods for fracture toughness measurement could be referred for further study.


The Cold ball pull (CBP) test was designed to show the fracture strength between the Cu pad and underlying dielectric material by pulling the solder joint vertically from the solder joint above the pad. It was not precise enough to identify crack initiation and propagation separately in the cracking path but could quantify the total energy of the entire fracture process. Figure 11 show the cold ball pull strength comparison among the 10 materials tested from 4 different PCB shops. The process control among the 4 PCB shops is unknown.

PCBs made from the same laminate materials and stack-ups, are still influenced by differences of the PCB shop's process engineering parameters. Average diameters of PCB pads have deviations between lots and between PCB shops, even though the same PCB layout and materials are used. The actual pad sizes are shown in Table 1, where the result of as designed pad sizes range from 16 to 18 mils as shown in Figure 6.

Cold ball pull testing was performed on the coupons from the four PCB shops to compare the adhesion strength of PCB pads to dielectric materials with the pad size closest to 16mil. All failure modes by the test condition are cohesive failures with glass fiber exposed as in Figures 4 and 10, therefore the data is comparable and the strength ranking is listed below grouped by PCB shop

1. G shop : G3>GL>GE>GY
2. H shop : H1>HW>H3>H5>HL>HY
3. V shop : VR>VY>VE
4. T shop : TY>TR>T8>TE>T2

Figure 11 shows the mean diamonds and box plots of the peak pull force values of each material build and the mean and standard deviation statistics. The data shows performance differences for the same material at different fabrication shops, as well as differences in the materials built at the same shop. For example, the performance of material Y is statistically better in shop T than in shop G. Additionally, material 3 is statistically better than material Y in shop G. Uncontrolled process differences between shops in addition to the pad size differences for the V shop builds are the cause for the differences between PCB shops. The ranking within a shop of the different materials built is a good indicator of the laminate's strength for that shop's products.



**Figure 10 - The pad cratering failure mode top view by OM after cold ball pull testing**

## Conclusions

Cold ball pull testing allows PCB shops to compare which dielectric materials have the best performance to withstand pad cratering based on their process control so as to reduce the field return rate due to pad cratering in PCB assembly and in service life. The comparison of data from different PCB shops is still not suggested due to process deviations at the different shops.


The test method was demonstrated to be reproducible when carefully executed and produced no anomalous results, suggesting it is a good practical test. It was not concluded that the material with certain cold ball pull strength will be capable of withstanding actual PCB pad cratering during shipping and service life of product, but was able to provide differentiation between materials at a single fabricator, thus allowing the end user to select the best candidate material for that PCB shop. The next steps will be to determine peak pull force thresholds at which pad cratering happens when materials are used in real service. Relating this work to results of other methods, such as impact testing, spherical bend testing, DMA, etc. is recommended to accomplish that task. Thresholds are expected to be different depending on product design and fabricator process control.

## Acknowledgements

Special thanks to the project members (Intel, Keysight, Cisco, HP, IBM, Lenovo, Juniper, Wistron, Dow Chemical, Iteq, Nanya, Shenyi, OAK Mitsui, Isola, I3, Hitachi Chemical and the PCB shops) of INEMI ULL Project WG for their support on the DoE, material selections, design and the measurement discussion.

## References

- [1] IPC-9708, Test Methods for Characterization of Printed Board Assembly Pad Cratering, 2010.
- [2] Mukadam, M., Long, G., Butler, P., Vasudevan, V., "Impact of Cracking Beneath Solder Pads in Printed Circuit Boards on the Reliability of Ball Grid Array Packages", Proc SMTAI, 2005, pp. 324-329.
- [3] Roggeman, B., Borgesen, P., Li, J., Godbole, G., Tumne, P., Srihari, K., Levo, T., Pitarresi, J., "Assessment of PCB Pad Cratering Resistance by Joint Level Testing", Proc 58th Electronics Components and Technology Conference, May 2008, pp. 884-892K.
- [4] Ahmad, M., David, S., Burlingame, J., "Methodology To Characterize Pad Cratering Under BGA Pads In Printed Circuit Boards", Proc. SMTA PanPacific Microelectronics Symposium, Kauai, HI, 2008.
- [5] Ahmad, M., Burlingame, J., Guirguis, C., "Comprehensive Methodology To Characterize And Mitigate BGA Pad Cratering In Printed Circuit Boards", SMTA Journal, Vol. 22, No. 1, 2009, pp. 21-28.
- [6] Ahmad, M., Burlingame, J., Guirguis, C., "Validated Test Method to Characterize and Quantify Pad Cratering Under BGA Pads on Printed Circuit Boards", Proc APEX Expo, Las Vegas, NV, March 2009.
- [7] Roggeman, B., Venkatesh Raghavan, Peter Borgesen, "Joint Level Test Methods for Solder Pad Cratering Investigations", Accepted for publication Journal of Electronics Packaging, March 2011.
- [8] Godbole, G., Roggeman, B., Borgesen, P., and Srihari, K., "On the Nature of Pad Cratering", Proc 59th Electronics Components and Technology Conference, May 2009, pp. 100-108.
- [9] McMahon, J., Gray, B., "Mechanical Failures in Pb-Free Processing: Evaluating the Effect of Pad Crater Defects on Process Strain Limits for BGA Devices", Proc. SMTA PanPacific Microelectronics Symposium, 2010.
- [10] Gray, B., McMahon, J., "Mechanical Failures in Pb-Free Processing: Selected Mitigation Techniques for Pad Crater Defects", Proc SMTAI, 2010, pp. 530-534.
- [11] Raghavan, V., Roggeman, B., Meilunas, M., Borgesen, P., "Effects of Pre-Stressing on Solder Joint Failure by Pad Cratering", Proc 60th Electronics Components and Technology Conference, May 2010, pp. 456-463.
- [12] IPC/JEDEC-9702, "Monotonic Bend Characterization of Board Level Interconnects"
- [13] Brian Roggeman and David Rae, S., "Reliability Impact of Partial Pad Crater", SMTA International Conference Proceedings, 2012.
- [14] Anurag Bansal, Cherif Guirguis and Kuo-Chuan Liu, "Investigation of Pad Cratering in Large Flip-Chip BGA using Acoustic Emission", IPC/APEX 2012.
- [15] M. Ahmad et al, "Validated Test Method To Characterize And Quantify Pad Cratering Under BGA Pads On Printed Circuit Boards", IPC/APEX 2009 Conference, Las Vegas, NV, April, (2009)
- [16] Jeffrey Chang-Bing Lee et al, "Dielectric Material Characterization for PCB Pad Cratering Resistance", ECWC, Nuremberg, Germany, May (2014)



**Means and Std Deviations**

Level	Number	Mean	Std Dev	Std Err		
				Mean	Lower 95%	Upper 95%
G3	150	993.468	43.3570	3.5401	986.47	1000.5
GE	149	956.482	31.5367	2.5836	951.38	961.6
GL	150	980.370	32.3616	2.6423	975.15	985.6
GY	149	780.930	39.4425	3.2313	774.54	787.3
T2	150	731.295	55.3421	4.5187	722.37	740.2
T8	150	787.651	47.3269	3.8642	780.01	795.3
TE	150	771.238	48.1937	3.9350	763.46	779.0
TR	150	847.340	38.5638	3.1487	841.12	853.6
TY	150	888.232	33.6187	2.7450	882.81	893.7

**Means and Std Deviations**

Level	Number	Mean	Std Dev	Std Err		
				Mean	Lower 95%	Upper 95%
H1	150	1005.57	37.805	3.0867	999.47	1011.7
H3	149	963.04	42.182	3.4557	956.21	969.9
H5	150	935.34	40.557	3.3115	928.80	941.9
HL	149	924.49	40.490	3.3170	917.94	931.0
HW	150	964.19	48.309	3.9444	956.40	972.0
HY	150	876.45	31.934	2.6074	871.30	881.6
VE	148	846.53	106.539	8.7575	829.22	863.8
VR	150	935.51	70.993	5.7965	924.06	947.0
VY	150	883.16	107.170	8.7504	865.87	900.4

**Figure 11 - The adhesion strength of PCB pad to dielectric materials by CBP test**